## An Analytical Delayed-Turn-on Model for Accumulation-Type Ultra-Thin SOI PMOS Devices Operating at 77K J. H. Sim and J. B. Kuo Rm. 526, Microelectronics Lab. Dept. of Electrical Eng., National Taiwan University Roosevelt Rd., Sec. 4, No. 1, Taipei, Taiwan 106-17

Fax:886-2-363-8247, Telephone:886-2-363-5251 x285

## Abstract

This paper presents a closed-form analytical delayed-turn-on model for accumulation-type ultra-thin SOI PMOS devices operating in the "delayed-turn-on" regime at liquid nitrogen temperature. As verified by the low-temperature PISCES results [1], the closed-form analytical delayed-turn-on model provides a good explanation of the delayed-turn-on behavior.

## Summary

SOI MOS devices have been receiving lots of attention owing to its advantages in high speed and reduced second order effects [2]. Analysis of the SOI MOS device has been reported [3]-[6]. Cryogenic temperature performance o SOI MOS devices has also been reported [7]-[11]. However, most of them are inversion-type SOI MOS devices. For ultra-thin SOI structures, enhancement-type PMOS devices may be difficult to build using an n-type ultra-thin film with an N+ polysilicon gate. Recently, an accumulation-type SOI PMOS device using a p-type ultra-thin film and an N+ polysilicon gate has been introduced to produce an enhancement-type PMOS device [12]. However, until now, low temperature performance of the accumulation-type SOI PMOS device has not been reported. In this paper, analysis of the liquid nitrogen temperature performance of an accumulation-type SOI PMOS device is reported.

Fig. 1 shows the cross section of an accumulation-type ultra-thin SOI PMOS device structure [12] under study. The accumulation-type SOI PMOS device using an N+ polysilicon gate, has a front gate oxide of 200Å, a p-type thin silicon film of 1000Å ( $t_{si}$ ) and an insulator of 3500Å ( $t_{ox2}$ ). Three doping densities of the thin film  $-1, 2, 4 \times 10^{16} cm^{-3}$  have been used. A p-type substrate with a doping density of  $1 \times 10^{15} cm^{-3}$  has been assumed. In order to simplify the analysis, no interface charges have been assumed. Low-temperature PISCES [1] simulation has been used to obtain the results. As shown in Fig. 2, the operation of an accumulation-type SOI PMOS device working at 77K is partitioned into three regions - fully-turn-on, delayed-turn-on, and weak inversion. Between the fully-turn-on region and the weak inversion region, a unique "delayed-turn-on" region, which is similar to the delayed-turn-off phenomenon in the buried-channel PMOS device [13], can be identified.

Applying Poisson's equation in the thin film and accounting for incomplete ionization at 77K and using an "effective space charge density, in the region from the upper edge of the channel to the silicon surface, a closed-form analytica solution of potential at the top and bottom surfaces can be obtained. In the delayed-turn-on region, drain current is mainly diffusion current, which is exponentially proportional to the channel potential. Using a reference channel potential,  $\psi_{dto}$ , which is defined as the thin-film Fermi potential ( $\psi_{dto} = -\phi_{fp}$ ), the IV characteristics at delayedturn-on can be expressed using the normalized inverse delayed-turn-on slope as shown in Eq. (1) in Fig. 3. In order to evaluate the effectiveness of the analytical delayed-turn-on model for the accumulation-type SOI PMOS device the model results have been compared to the low temperature 2D PISCES results [1], where low temperature models have been included. Fig. 4 shows potential distributions in the center of the channel in the substrate direction in the accumulation-type SOI PMOS device with a thin film density of  $1, 2, 4 \times 10^{16} cm^{-3}$ , biased in the delayed-turn-on at 77K based on the analytical model and the PISCES results. A good agreement between the analytical model and the PISCES results can be found in the potential distribution.

Fig. 5 shows the subthreshold I-V characteristics of the PMOS device with three thin film densities  $(1, 2, 4 \times 10^{16} cm^{-3})$  based on the analytical and PISCES results. For the case with a thin film doping concentration of  $1 \times 10^{16} cm^{-3}$ , delayed-turn-on phenomenon almost cannot bé identified. For a higher thin film density, the PMOS device indicates a longer delayed-turn-on interval. In the delayed-turn-on region, the analytical model provides a very accurate prediction of the delayed-turn-on phenomenon in an accumulation-type SOI PMOS device operating at 77K.

In the above analysis, no interface oxide charge atop the field oxide has been assumed. In fact, interface oxide charge may lead to a non-zero electric field  $(E_f = \frac{Q_{ox2}}{c_n})$  at top of the field oxide in the thin film. This electric field is decreasing from the field oxide toward the front gate direction. As a result, the buried channel is not located at the field oxide any more. Instead, it's located at a zero electric field place, which is a distance of  $\frac{Q_{ox2}}{q_{NA}}$  away from the field oxide in the thin film. Due to the existence of the non-zero electric field atop the field oxide, freezeout may vanish. Fig. 6 shows the interval of  $V_{GF}$  where delayed-turn-on exists vs. the doping density of the thin film the accumulation type SOI PMOS device without and with an interface oxide charge of  $(2 \times 10^{11} cm^{-2})$  atop the field oxide operating at delayed-turn-on Generally speaking, for a higher doping density in the thin film, delayed-turn-on exists in a longer duration. With an oxide charge of  $2 \times 10^{11} cm^{-2}$ , there is no delayed-turn-on if the doping density in the thin film is less than  $2 \times 10^{16} cm^{-3}$ .

## References

1+Ke  $(t_{si} - x_e)$ 

> (t. . - xe)+ kT/q

 $\overline{E(\psi(x) = \psi_{g2} + \frac{kT}{a})}$ Fig. 3 Important equations.

 $\frac{2\epsilon_{si}}{C_{ox1}}$ 

La=1.0x1016(cm3) NA=2.0x1016(cm)

1=4.0×10<sup>16</sup>(cm

-1.6

1 ... - x ... )+-

10-3

Ь

(A/µm)

10-

10

10-1

3

- [1] J.Kuo et.al, IEEE TED, 2/92
- [2] H.Hosack, et.al, 12/90
- [3] J.Sim, J.Kuo, Sol St Elec 11/92
- [4] J.Sim, J.Kuo, IEEE TED, 4/93
- [5] K.Tokunaga et.al, IEEE TED 8/91
- [6] T.Macelwee, et. al, IEEE TED, 6/90.
- [7] N.Kistler, et.al, IEEE SOS/SOI Tech Conf, 10/89



Fig. 1 The accumulation-type SOI PMOS device structure under study.



- [13] J.Sim, J.Kuo, IEEE TED 4/92



Fig. 2 The definition of three operation regions (strong inversion, delayed-turn-on, weak inversion), of an accumulation-type SOI PMOS device at 77K.





substrate direction in the accumulation-type SOIPMOS device with a thin film density of  $1, 2, 4 \times 10^{16} cm^{-3}$  biased in the delayed-turn-on at 77K based on the analytical model and the PISCES results.



Fig. 5 The  $I_D$  vs.  $V_{GS}$  characteristics of the accumulationtype SOI PMOS device operating at 77K using the analytical model and the PISCES results.

-1.2

 $V_{G}(V)$ 

: PISCES

-- : Our Model

Fig. 6 The voltage interval where delayed-turn-on exists vs. the thin film doping density of the accumulation-type SOIPMOS device with and without an interface oxide charge of  $2 \times 10^{11} cm^{-2}$  atop the field oxide, operating at 77K.