

# Device process and architecture aware physical TCAD model for ultra-thin film a-IGZO transistors

Subhali Subhechha, Hongwei Tang<sup>1</sup>, Goutham Arutchelvan, Geert Eneman, Bhuvaneshwari Y. V. Ramana, Michiel J. van Setten, Yiqun Wan, Nouredine Rassoul, Attilio Belmonte, Gouri Sankar Kar

imec, Kapeldreef 75, 3001 Leuven, Belgium, <sup>1</sup>also with KU Leuven, 3000 Leuven, Belgium

\*e-mail: [subhali.subhechha@imec.be](mailto:subhali.subhechha@imec.be)

**Abstract**—Performance of amorphous IGZO thin film transistors is strongly linked to their device architecture and processing. We identify the critical parameters determining device performance across bias ranges through experiments and TCAD simulations. Based on this, we present a process-aware TCAD model describing transfer characteristics of three device architectures. Insights from this modeling work are used to understand the impact of various process steps on the device operation and propose design guidelines for performance optimization.

**Keywords**— IGZO, thin film transistors, TCAD, device architecture, process-aware models

## I. INTRODUCTION

Indium-Gallium-Zinc-Oxide (IGZO) thin film transistors (TFTs) are being researched for a wide range of applications, including 3D DRAM, RF circuits, displays, flexible electronics, neuromorphic computing [1]. For amorphous IGZO (a-IGZO) TFTs, the device characteristics are highly sensitive to architecture and fabrication process [2-5]. In [2], we demonstrated that moving from gate-first process to a gate-last integration scheme lowered channel doping in as-processed devices. A similar effect on doping was achieved on introducing raised contacts in [3]. We showed in [4] that even changes in the buffer layer on which a-IGZO is deposited can impact the performance. Further, in [5], we reported on the increase in subthreshold slope (SS) and sub-gap density of states (DoS) in a-IGZO TFTs on switching from back-gated to top-gated device configuration.

Physical models are necessary to understand and predict the performance of these devices for target applications. Though TCAD models for IGZO devices have been reported, they are usually tailored towards understanding a single device configuration and there is a lack of models exploring process induced device characteristics [6-9]. In this work, we present a TCAD model using Sentaurus<sup>TM</sup> for three different a-IGZO TFTs architectures, with only a few process-related input parameters to capture the impact of fabrication steps on device characteristics.

## II. DEVICE AND MODEL DEFINITION

Figure 1 shows the three device architectures modeled in this work, back-gated device (BG), back-gated device with the top gate processed (BGTG), and top-gated device with oxygen tunnel module (TGOT) [3], with their transfer characteristics. Oxygen vacancies ( $V_O$ ) and hydrogen (H) act as dopants in a-IGZO. Oxygen scavenging by TiN contact metal and H from W metal fill increase doping, reducing threshold voltage ( $V_t$ ) [3]. Raised contacts move these sources of doping away from the channel. Annealing in oxygen ambient passivates  $V_O$  and increases  $V_t$ , but the oxygen pathways depend on device




Fig. 1. Schematics of the modeled device architectures (a) back gate, (b) back gate device with top gate processed, and (c) top gate device with oxygen tunnel. Raised contacts help move sources of doping (TiN scavenging oxygen from channel, hydrogen from W-fill in the contacts) away from the channel. C-axis aligned crystalline (CAAC) IGZO raised contacts offers a good balance between doping due to scavenging and formation of thick interfacial layer. (d) Changes in the transfer characteristics across entire operating range underscore multiple effects of processing to be considered for process-aware modeling.




Fig. 2. Simulated device structure of BG is shown as an example. Etch-related recess into a-IGZO channel and rounded profile of the gate trench, are accounted in the device structure. To account for oxygen scavenging at contacts, a thin interfacial layer (IL) is added. Doping gradient from contact to channel is included to mimic the impact of scavenging and H from W fill in the contacts. ( $V_d = 1$  V,  $W/L = 1$   $\mu\text{m}/1$   $\mu\text{m}$ )

architecture. A doping gradient is added to account for this in device simulations as exemplified for BG in Fig. 2. Doping under contacts is fixed at  $5e19$   $\text{cm}^{-3}$ , while channel doping is




Fig. 3. Illustration of tail states close to conduction band defined as exponentially distributed acceptor states.

estimated from measured  $V_t$ . A thin interfacial layer is added at TiN-IGZO interface to emulate the contact oxidation. Further, a small over-etch and rounded corners are implemented to mimic the physical device [3]. We use  $W/L = 1 \mu\text{m}/1 \mu\text{m}$  devices to minimize short channel effects.

For a-IGZO, conduction (CB) and valence bands (VB) are assumed to be fully delocalized, with localized tail states attributed to the amorphous nature. Exponentially distributed tail states are defined as acceptor traps near CB ( $g_{CBa}$ ) (Fig. 3) and donor traps near VB ( $g_{VBd}$ ). A constant electron mobility in the channel is used as no significant difference was observed between drain current with constant mobility and percolation mobility models (not shown). Schottky barriers are added at interface of contact metal/raised contact (CAAC-IGZO) as well as a-IGZO ( $\chi_{a\text{-IGZO}} = 4.16 \text{ eV}$  [10])/CAAC-IGZO ( $\chi_{\text{CAAC-IGZO}} = 4.6 \text{ eV}$  [11]).

### III. MODELING DEVICE OPERATION

Key parameters in determining the transfer characteristics were identified from experiments [5,12] and parameter sensitivity simulations. Simplified anatomy of transfer characteristics with the identified parameters impacting various operation regimes is illustrated in Fig. 4(a). Here, we

describe parameter extraction and fitting for the BG device (Fig. 4(b)-(f)). Non-ideal SS of 98 mV/dec (taken at minimum reliable current level) indicates presence of trap states. Subthreshold characteristics are impacted only by donor states at IGZO/gate oxide interface ( $D_{it}$ ) and in IGZO channel. The ultrathin channel hinders separating the contribution of donor states in a-IGZO from those of interface states. However, in light-assisted studies, only deep donors were identified in a-IGZO which do not impact our operating bias range [13]. Therefore, these donors are included only at the interface.

In the moderate accumulation region, Fermi level ( $E_f$ ) sweeps across  $g_{CBa}$  states, making their impact dominant. Total number of states increases on increasing either of the slope ( $E_a$ ) and the peak of the exponential distribution ( $g_{ta}$ ), and slows the rate of change of  $E_f$  with bias. Note that the extracted SS from experimentally detectable current ranges may still be impacted by tail states. Next, we vary mobility to model the on-state. With these, we achieve excellent fit across entire operating bias range for BG device (Fig. 5). Similar parametrization was used to achieve fits for BGTG and TGOT devices with fitting values listed in Table 1.

### IV. DISCUSSION

We utilize experimentally extracted  $V_t$ , mobility, SS, and  $D_t$  ( $D_{it} + g_{CBa} \cdot t_{\text{channel}}$ ) and the TCAD model parameters for different devices to elucidate the impact of processing. Top gate dielectric deposition on BG device increases  $D_t$ , degrading SS, as  $D_{it}$  at opposite interface of the back gate has a stronger impact. Gate metal TiN/W deposition increases channel doping, inducing a negative  $V_t$  shift. Counteracting this with oxygen anneals passivates  $V_o$ , thus reducing  $g_{CBa}$ , and hence  $D_t$ . As a result, current and SS decrease along with change in the moderate accumulation region. Conversely, forming gas anneals increase doping and  $g_{CBa}$  [5]. In the TGOT structure, presence of the oxygen tunnel module changes  $D_t$  due to different interface and anneal efficiency.




Fig. 4. (a) Based on sensitivity study, the dominant parameters in each operating regime is identified. (b) Transfer characteristics based on initial parameters from experiments and literature. (c)-(f) validate the impact of critical process dependent parameters seen in (a). They also showcase the calibration procedure.




Fig. 5. Excellent fits are achieved for the three device architectures with the process-aware TCAD model, the parameters are listed in Table 1.

These insights further highlight the importance of considering process induced variations during physical model development. Moreover, they can be used to define guidelines for device optimization. For example, for better on/off current ratio, SS improvement is needed which requires consideration of both top and bottom interfaces with IGZO. Another is reducing the tail states, such as with oxygen anneals. This would enable a smaller  $V_g$  range for the moderate accumulation regime reducing voltage swing needed in applications.

#### V. CONCLUSIONS

A TCAD model for three device architectures of a-IGZO TFTs was presented, identifying the critical process related parameters. We reveal the impact of different process steps on the device characteristics, and highlight the importance of process dependent parameters in the model. This process-aware model can be used further for design optimization and variability aware simulations.

#### ACKNOWLEDGMENT

The authors would like to thank the support of imec's Industrial Partners in the Active Memory Program. This work has been enabled in part by the NanoIC pilot line. The acquisition and operation are jointly funded by the Chips Joint Undertaking, through the European Union's Digital Europe (101183266) and Horizon Europe programs (101183277), as well as by the participating states Belgium (Flanders), France, Germany, Finland, Ireland and Romania. For more information, visit nanoic-project.eu.

TABLE I. Fitting parameters for different devices. This process-aware model provides insights into impact of the process on the device performance and helps define guidelines of device optimization.

Model parameter	BG	BGTG	TGOT
Channel doping [ $\text{cm}^{-3}$ ]	5e18	7.8e18	1e17
Bottom $D_{it}$ [ $\text{cm}^{-2}\text{eV}^{-1}$ ]	1.7e12	1.7e12	1.7e12
Top $D_{it}$ [ $\text{cm}^{-2}\text{eV}^{-1}$ ]		7e12	1.7e12
Mobility [ $\text{cm}^2/\text{V}\cdot\text{s}$ ]	10.5	10.5	20
$g_{ta}$ [ $\text{cm}^{-3}\text{eV}^{-1}$ ] (Tail DOS)	1e20	1e20	6e19
$E_a$ [eV] (Slope of tail DOS)	0.06	0.06	0.065

#### REFERENCES

- [1] Y. Han, J. Seo, D. H. Lee, and H. Yoo, "IGZO-based electronic device application: Advancements in gas sensor, logic circuit, biosensor, neuromorphic device, and photodetector technologies," *Micromachines*, vol. 16(2), p. 118, 2025. <https://doi.org/10.3390/mi16020118>
- [2] N. Rassoul, *et al.*, "IGZO front-gated TFTs for 3D DRAMs: Process and device advancement," *International Conference on Solid State Devices and Materials (SSDM)*, Japan, 2021, pp. J-6-03. <https://doi.org/10.7567/SSDM.2021.J-6-03>
- [3] S. Subhechha *et al.*, "Ultra-low Leakage IGZO-TFTs with Raised Source/Drain for  $V_t > 0$  V and  $I_{on} > 30 \mu\text{A}/\mu\text{m}$ ," *IEEE Symposium on VLSI Technology and Circuits*, Honolulu, HI, USA, 2022, pp. 292-293, <https://doi.org/10.1109/VLSITechnologyandCirc46769.2022.9830448>
- [4] S. Subhechha *et al.*, "Device engineering guidelines for performance boost in IGZO front gated TFTs based on defect control," *International Conference on IC Design and Technology (ICIDT)*, Hanoi, Vietnam, 2022, pp. 88-88, <https://doi.org/10.1109/ICIDT56182.2022.9933087>
- [5] H. Tang *et al.*, "The Impact of Process Steps on Nearly Ideal Subthreshold Slope in 300-mm Compatible InGaZnO TFTs," in *IEEE Electron Device Letters*, vol. 46, no. 5, pp. 761-764, May 2025, <https://doi.org/10.1109/LED.2025.3549865>
- [6] Y. Zhao *et al.*, "TCAD Simulation Study of Cylindrical Vertical Double-Surrounding-Gate a-InGaZnO FETs and Geometric Parameter Optimization," in *IEEE Journal of the Electron Devices Society*, vol. 13, pp. 66-72, 2025, <https://doi.org/10.1109/JEDS.2025.3528073>
- [7] P. Sihapitak, J. P. Bermundo, E. Bestelink, R. A. Sporea and Y. Uraoka, "Optimizing a-IGZO Source-Gated Transistor Current by Structure Alteration via TCAD Simulation and Experiment," *IEEE Transactions on Electron Devices*, vol. 71, no. 4, pp. 2431-2437, April 2024, <https://doi.org/10.1109/TED.2024.3360019>
- [8] G. W. Yang *et al.*, "Total Subgap Range Density of States-Based Analysis of the Effect of Oxygen Flow Rate on the Bias Stress Instabilities in a-IGZO TFTs," *IEEE Transactions on Electron Devices*, vol. 69, no. 1, pp. 166-173, Jan. 2022, <https://doi.org/10.1109/TED.2021.3130219>
- [9] H. Hong *et al.*, "Double Gated a-InGaZnO TFT Properties Based on Quantitative Defect Analysis and Computational Modeling," *IEEE Transactions on Electron Devices*, vol. 71, no. 2, pp. 1097-1101, Feb. 2024, <https://doi.org/10.1109/TED.2023.3347503>
- [10] T.-C. Fung *et al.*, "Two-dimensional numerical simulation of radio frequency sputter amorphous In-Ga-Zn-O thin-film transistors," *Journal of Applied Physics*, vol. 106, no. 8, 084511, Oct. 2009, <https://doi.org/10.1063/1.3234400>
- [11] H. Kunitake *et al.*, "TCAD Simulation of a 3D NAND Memory Utilizing In-Ga-Zn-Oxide: "3D OS NAND" with 4 V Drive, High Endurance and Density," *ECS Transactions*, vol. 98, no. 7, pp. 65-77, <https://doi.org/10.1149/09807.0055ecst>
- [12] A. Chasin *et al.*, "Unraveling BTI in IGZO Devices: Impact of Device Architecture, Channel Film Deposition Method and Stoichiometry /Phase, and Device Operating

Conditions," *IEEE International Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, 2024, pp. 1-4, <https://doi.org/10.1109/IEDM50854.2024.10873388>

- [13] Z. Wu *et al.*, "Characterizing and Modelling of the BTI Reliability in IGZO-TFT using Light-assisted I-V

Spectroscopy," *IEEE International Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, 2022, pp. 30.1.1-30.1.4, <https://doi.org/10.1109/IEDM45625.2022.10019454>