Self-Heating Coupled Hot Carrier Degradation in Stacked GAA FETs Based on Full Quantum Simulation Framework

Hongwei Zhou^{1,2}, Haoran Wang^{1,2}, Zirui Wang³, Zixuan Sun³, Runsheng Wang^{3,*}, and Lang Zeng^{1,2,*}

State Key Laboratory of Spintronics, Hangzhou International Innovation Institute,
 Beihang University, Hangzhou 311115, China.
Fert Beijing Institute, MIIT Key Laboratory of Spintronics, School of Integrated Circuit Science and Engineering, Beihang University, Beijing 100191, China.
School of Integrated Circuits, Peking University, Beijing 100871, China.
*Email: r.wang@pku.edu.cn, zenglang@buaa.edu.cn

Abstract—Despite the superior electrical performance of GAA FETs, their reliability faces significant challenges due to self-heating and hot-carrier degradation (HCD). We introduce a full quantum reliability simulation framework that uses quantum transport to model electron-phonon interactions, defining BEOL-level heat sources from net phonon emission and overheated electrons, and solving heat transport via a two branch phonon transport model. Furthermore, the electrothermal results, including electron energy distribution, single trap induced threshold voltage shift, and lattice temperature, feed into the HCD model to predict trap generation and threshold shifts. Applying this framework, the impact of self-heating on HCD is investigated, and the critical role of thermal management is elucidated.

Index Terms—GAA FETs, quantum transport, self-heating effect, hot carrier degradation.

I. INTRODUCTION

GAA FETs benefit from channels fully enclosed by the gate, yielding excellent electrostatic control and electrical performance. However, their compact geometry and aggressive scaling incur severe self-heating effect (SHE) and hot-carrier degradation (HCD) [1]–[3]. Accurate and efficient modeling of these reliability challenges is therefore critical.

At nanometer scales, quantum tunneling and confinement invalidate drift-diffusion transport, requiring quantum transport [4]. Likewise, classical Joule and Fourier thermal models fail, necessitating a treatment for heat generation by phonon counting and phonon transport [5]. For HCD, the carrier-energy and resonance-state distributions driven model provides a more rigorous physical description [6], [7].

To address SHE and HCD reliability in stacked GAA FETs, we propose a novel electrothermal simulation framework based on quantum transport as well as BEOL thermal transport. Applying this framework, the impact of self-heating on HCD is investigated, and the pivotal role of thermal management in device reliability through buried-oxide (BOX) material design is demonstrated.

II. MODEL AND SIMULATION

Fig. 1 illustrates the proposed TCAD reliability framework. The self-consistent electrothermal simulation is achieved by coupling quantum transport for the FEOL-level electrical behavior and two branch phonon transport for the BEOL-level thermal response. Then the extracted electron energy distribution (EDF), single trap induced V_{th} shift (η) , and lattice temperature (T) feed into the HCD model to predict defect generation and threshold voltage shifts.




Fig. 1. The proposed TCAD framework to investigate SHE and HCD based on the quantum transport model.

Fig. 2(a) illustrates the 3D FEOL structure of a nanosheet (NS) GAA FET. Exploiting its quasi-1D geometry, the dissipative non-equilibrium Green's function (NEGF) quantum transport model employs the mode space approach to significantly

reduce computational complexity. And the quantum confinement of the nanoscale cross-section of the NS is considered within the Poisson-Schrödinger equations (**Fig. 2(b)**) [8], [9]. In **Fig. 3**, the calibration results exhibit excellent agreement between simulation and experimental data [10].




Fig. 2. (a) The 3D FEOL structure of a NS GAA FET. Note that in this paper, x is the transport direction. (b) The mode space method applied to the NS FET.




Fig. 3. The calibration of the transfer characteristics of the NS FET with the experiment data [10].

Fig. 4 demonstrates the electron energy flux distribution used to extract phonon heat, with electron–phonon interactions rigorously treated using the dissipative NEGF method (**Eq. (4-6))** [11], [12]. As depicted in **Fig. 5**, only a small portion of the supplied energy is dissipated as phonon heat within the NS, while a significant amount of heat is carried by high-energy electrons dissipating in the drain side.

Consequently, the BEOL structure of the stacked NS device incorporates the heat source configuration shown in **Fig. 6**, including the phonon heat in three NS layers and the overheated carrier's heat in the drain contact. Utilizing the two branch phonon transport model (**Fig. 7**), the temperature distributions of both acoustic (AC) and optical (OP) phonons, as well as the lattice, are obtained [13].

Finally, the HCD model considering single vibration excitation (SVE) as well as multiple vibration excitation (MVE) driven by high-energy electrons and resonance states is shown in **Fig. 8** [7], [14].

III. RESULTS AND DISSCUSSION

This study examines a three-layer stacked NS FET with a 10 nm gate length and a 5 nm×5 nm cross-section. Fig. 9 shows




Fig. 4. Electron energy flux distribution obtained from the dissipative NEGF method, with the inset showing one of the subbands and its corresponding current-energy spectrum.




Fig. 5. The distribution of the phonon heat and the Joule heat along the transport direction, indicating that only a small fraction of the supplied energy is dissipated within the nanosheet.




Fig. 6. The heat source setting in the stacked NS FET BEOL structure, including the phonon heat in three NS layers and the overheated carrier's heat in the drain contact.




Fig. 7. The two branch phonon transport model applied to obtain the temperature distributions of the AC, OP phonons, and lattice in the NS. The dotted line indicates electron–AC phonon scattering, whose contribution to energy transport is minor and therefore neglected in this work.




Fig. 8. The MVE and SVE model of the interface traps generation during the HCD process.

TABLE I EQUATIONS USED IN THIS WORK

Dissipative NEGF	Two Branch Phonon Transport
$(1) G = [EI - H - \Sigma_L - \Sigma_R - \Sigma_S]^{-1}$	(7) $C_{AC} \frac{\partial T_{AC}}{\partial t} = \nabla \cdot (k_{AC} \nabla T_{AC}) - H$
$(2) \Sigma_{AC,S}^{in,j}(E) = \frac{\Xi_a^2 k_B T}{\rho v_S} \sum_i G^{n,i} F_j^i$	$(8) H = C_{OP} \left(\frac{T_{OP} - T_{AC}}{\tau_{OP} - AC} \right)$
(3) $\Sigma_{OP,S}^{in,j}(E) = \frac{\hbar \Xi_0^2}{2\rho\omega} \sum_i [(N_\omega + 1)G^{n,i}(E + 1)G$	$(9) T_{lattice} = \frac{T_{AC}C_{AC} + T_{OP}C_{OP}}{C_{AC} + C_{OP}}$
$\hbar\omega) + N_{\omega}G^{n,i}(E-\hbar\omega)]F_j^i$	BEOL Heat Source Components
Phonon Heat Generation	$(10) H_{DC} = \frac{Q_{Joule} - Q_{ph}}{V_{DC}}$
$(4) I_E^j(x) = \int E I^j(x, E) dE$	$(10) H_{DC} = {V_{DC}}$
C 7 SE	$(11) H_{tot} = H_{NS} + H_{DC}$
$(5) Q_{1D}^j(x) = -\nabla \cdot J_E^j(x)$	Hot Carrier Degradation
(6) $Q_{ph}(x, y, z) = \sum_{j} Q_{1D}^{j}(x) \phi^{j}(y, z) ^{2}$	$(12)\frac{dN_{it}}{dt} = (N_0 - N_{it})R_a - N_{it}^2 R_p$
	$(13)\Delta V_{th} = \sum_{i} \eta_{i}N_{it,i}S_{grid,i}$

the device's temperature distribution at $V_D=V_G=1$ V. Due to OP phonon contributions, the actual lattice temperature in the NS is about 50 K higher than that predicted by Fourier's law, indicating significant SHE. Fig. 10 displays the extracted EDF and $|\eta|$. Results reveal that SHE drives carriers toward higher energy levels, and $|\eta|$ increases closer to the channel center, both along the transport direction and laterally.

Incorporating these results into the HCD model yields predictions of defect evolution and threshold voltage degradation.




Fig. 9. The temperature profile of (a) the BEOL device solved by the Fourier law and (b) the AC, OP phonons and lattice in the middle NS layer solved by two branch phonon transport model on the cross section of y=0.




Fig. 10. (a) The EDF of different locations with and without SHE at $V_D=V_G=1$ V. (b) The extracted $|\eta|$ on each interface grid node in 3D view. (c) The $|\eta|$ profile observed from the side view and transport view. Note that in this work, $|\eta|$ is extracted at $V_D=0.7$ V.

Specifically, **Fig. 11**(a) illustrates that defect concentration near the source is initially low but accumulates over time, while that near the drain side remains consistently high with minimal variation. **Fig. 11**(b) shows that self-heating further exacerbates HCD by about 4.5 mV at 10^4 s. A comparison among the three NS layers shows highly similar HCD behavior, with only the middle layer exhibiting slightly more severe $|\Delta V_{th}|$ degradation, due to its slightly higher temperature.

Crystalline diamond-like carbon (DLC) has gained attention as a BOX material due to its exceptional thermal conductivity [15]. As shown in **Fig. 12**, replacing SiO_2 with a DLC layer reduces the peak temperature of the middle layer by 59 K and lessens HCD by 2.5 mV at 10^4 s. These findings demonstrate that optimized thermal design is crucial for both thermal management and HCD mitigation.

IV. CONCLUSION

Based on a rigorous transport and reliability model, this work proposes a full quantum simulation framework for SHE




Fig. 11. (a) The interface traps generation along the transport direction over the aging time. (b) The $|\Delta V_{th}|$ degeneration of three different BEOL layers with and without SHE.




Fig. 12. (a) The structure of a NS FET with SiO_2 ($k_{th}=1.4$ W/(K·m)) or DLC ($k_{th}=2000$ W/(K·m)) as the BOX material, which is critical to the heat dissipation path indicated by the scarlet red arrow. (b) The $|\Delta V_{th}|$ degeneration of different BOX materials with and without SHE. Note that only the middle layer's degradation process is shown here since all three NS layers share similar HCD behavior according to Fig. 11(b).

and HCD in stacked NS GAA FETs that balances both accuracy and efficiency. The simulation results show a substantial temperature rise in the devices, with SHE significantly exacerbating HCD. Finally, our study of the BOX layer material underscores the vital role of optimized thermal design in ensuring both thermal and electrical reliability.

ACKNOWLEDGEMENT

This work was supported in part by National Natural Science Foundation of China under Grant T2293703, T2293700 and 62171009; in part by the Research Funding of Hangzhou International Innovation Institute of Beihang University under Grant 2024KQ121; and in part by the Shandong Provincial Natural Science Foundation under Grant ZR2024MF077.

REFERENCES

[1] L. Cai, W. Chen, G. Du, X. Zhang, and X. Liu, "Layout design correlated with self-heating effect in stacked nanosheet transistors," *IEEE Transactions on Electron Devices*, vol. 65, no. 6, pp. 2647–2653, 2018.

- [2] M. Vandemaele, B. Kaczer, E. Bury, J. Franco, A. Chasin, A. Makarov, H. Mertens, G. Hellings, and G. Groeseneken, "Investigating nanowire, nanosheet and forksheet fet hot-carrier reliability via tcad simulations: Invited paper," in 2023 IEEE International Reliability Physics Symposium (IRPS), pp. 1–10, 2023.
- [3] N. Choudhury, U. Sharma, H. Zhou, R. G. Southwick, M. Wang, and S. Mahapatra, "Analysis of bti, she induced bti and hcd under full vg/vd space in gaa nano-sheet n and p fets," in 2020 IEEE International Reliability Physics Symposium (IRPS), pp. 1–6, 2020.
- [4] R. Rhyner and M. Luisier, "Self-heating effects in ultra-scaled si nanowire transistors," in 2013 IEEE International Electron Devices Meeting, pp. 32.1.1–32.1.4, 2013.
- [5] S. O. Koswatta, S. Hasan, M. S. Lundstrom, M. P. Anantram, and D. E. Nikonov, "Nonequilibrium green's function treatment of phonon scattering in carbon-nanotube transistors," *IEEE Transactions on Electron Devices*, vol. 54, no. 9, pp. 2339–2351, 2007.
- [6] M. Bina, S. Tyaginov, J. Franco, K. Rupp, Y. Wimmer, D. Osintsev, B. Kaczer, and T. Grasser, "Predictive hot-carrier modeling of n-channel mosfets," *IEEE Transactions on Electron Devices*, vol. 61, no. 9, pp. 3103–3110, 2014.
- [7] Z. Wang, H. Lu, Z. Sun, C. Shen, B. Peng, W.-F. Li, Y. Xue, D. Wang, Z. Ji, L. Zhang, Y.-Y. Liu, X. Jiang, R. Wang, and R. Huang, "New insights into the interface trap generation during hot carrier degradation: Impacts of full-band electronic resonance, (100) vs (110), and nmos vs pmos," in 2023 International Electron Devices Meeting (IEDM), pp. 1–4. 2023.
- [8] R. Venugopal, Z. Ren, S. Datta, M. S. Lundstrom, and D. Jovanovic, "Simulating quantum transport in nanoscale transistors: Real versus mode-space approaches," *Journal of Applied Physics*, vol. 92, pp. 3730– 3739, 10 2002.
- [9] Z. Ren, R. Venugopal, S. Goasguen, S. Datta, and M. S. Lundstrom, "nanomos 2.5: A two-dimensional simulator for quantum transport in double-gate mosfets," *IEEE Transactions on Electron Devices*, vol. 50, no. 9, pp. 1914–1925, 2003.
- [10] N. Loubet, T. Hook, P. Montanini, C.-W. Yeung, S. Kanakasabapathy, M. Guillom, T. Yamashita, J. Zhang, X. Miao, J. Wang, A. Young, R. Chao, M. Kang, Z. Liu, S. Fan, B. Hamieh, S. Sieg, Y. Mignot, W. Xu, S.-C. Seo, J. Yoo, S. Mochizuki, M. Sankarapandian, O. Kwon, A. Carr, A. Greene, Y. Park, J. Frougier, R. Galatage, R. Bao, J. Shearer, R. Conti, H. Song, D. Lee, D. Kong, Y. Xu, A. Arceo, Z. Bi, P. Xu, R. Muthinti, J. Li, R. Wong, D. Brown, P. Oldiges, R. Robison, J. Arnold, N. Felix, S. Skordas, J. Gaudiello, T. Standaert, H. Jagannathan, D. Corliss, M.-H. Na, A. Knorr, T. Wu, D. Gupta, S. Lian, R. Divakaruni, T. Gow, C. Labelle, S. Lee, V. Paruchuri, H. Bu, and M. Khare, "Stacked nanosheet gate-all-around transistor to enable scaling beyond finfet," in 2017 Symposium on VLSI Technology, pp. T230–T231, 2017.
- [11] H. Zhou, Z. Wang, S. Zhao, D. Zhang, and L. Zeng, "Heat generation counted by phonon absorption and emission in gaa fet under the framework of non-equilibrium green's function method," in 2024 2nd International Symposium of Electronics Design Automation (ISEDA), pp. 44–49, 2024.
- [12] A. Martinez, A. Price, R. Valin, M. Aldegunde, and J. Barker, "Impact of phonon scattering in si/gaas/ingaas nanowires and finfets: a negf perspective," *Journal of Computational Electronics*, vol. 15, no. 4, pp. 1130–1147, 2016.
- [13] K. Raleva, D. Vasileska, S. M. Goodnick, and M. Nedjalkov, "Modeling thermal effects in nanodevices," *IEEE Transactions on Electron Devices*, vol. 55, no. 6, pp. 1306–1316, 2008.
- [14] M. Jech, A.-M. El-Sayed, S. Tyaginov, D. Waldhör, F. Bouakline, P. Saalfrank, D. Jabs, C. Jungemann, M. Waltl, and T. Grasser, "Quantum chemistry treatment of silicon-hydrogen bond rupture by nonequilibrium carriers in semiconductor devices," *Phys. Rev. Appl.*, vol. 16, p. 014026, Jul 2021.
- [15] S. Rathore, R. K. Jaisawal, P. N. Kondekar, and N. Bagga, "Demonstration of a nanosheet fet with high thermal conductivity material as buried oxide: Mitigation of self-heating effect," *IEEE Transactions on Electron Devices*, vol. 70, no. 4, pp. 1970–1976, 2023.