
# Novel Mobility Enhancement Schemes for Next Generation Silicon Carbide (SiC) Trench MOSFET Technology

Pratik B. Vyas, Ashish Pal, Stephen Weeks, Joshua Holt, Archana Kumar, Lucien Date, Ludovico Megalini, Michel Khoury, Carlos Caballero, Durga Chaturvedula, Michael Chudzik, Siddarth Krishnan, Subi Kengeri, and El Mehdi Bazizi Applied Materials Inc., Santa Clara, USA Email: pratikb\_vyas@amat.com

Abstract—New mobility improvement solutions are proposed for next generation SiC trench MOSFET with higher aspect ratio trenches. A combination of channel counter-implant and pocket implant is shown to be most effective for improving mobility without  $V_{\rm T}$  loss. Using our proposed integration scheme and calibrated modeling, we project an 80% improvement in mobility and 40% improvement in channel resistance, realizing the true potential of trench MOSFET architecture for next generation SiC power device technology.

Index Terms—SiC, Mobility, Implants, Power, MOSFET, circuit design, device modeling, process modeling.

#### **Resistance Components of SiC Trench MOSFET**



Resistance Component	Definition
$R_{SC}$	Source contact Resistance
$R_{S}$	Source Resistance
R <sub>ch</sub>	Channel Resistance
R <sub>ac</sub>	Spreading Resistance
$R_{Drift}$	Drift resistance
$R_{DC}$	Drain contact Resistance

Fig. 1. Resistance  $(R_{\rm DSon})$  components of SiC trench MOSFET. The channel resistance  $(R_{\rm ch}),~$  being 60-70% of total  $R_{\rm DSon}$  is the major resistance component.

#### I. Introduction

Silicon carbide (SiC) trench MOSFETs [1]–[3] are expected to gradually replace the traditional planar SiC technology for advanced power switching device applications due to lower on-resistance (R<sub>ON</sub>). Higher electron mobility in the vertical direction of the channel further adds to the performance benefit. The aspect ratio of the trench is projected to increase for the next generations of SiC trench MOSFETs. R<sub>DSon</sub> scaling requirement with each new generation of SiC technology calls for scalable mobility and drive-current improvement techniques. Fig. 1 shows the different components of resistance (R<sub>DSon</sub>) for SiC trench MOSFET. The channel resistance (R<sub>ch</sub>) is the dominant component, being 60-70% of the total R<sub>DSon</sub> [4]. Thus, channel mobility improvement has been shown to

be the key path forward to reduce  $R_{\rm DSon}$  for next generations of SiC MOSFET technology. In this paper, we propose novel device design schemes for mobility improvement and project their impact on SiC transistor performance through our calibrated SiC modeling platform [5]–[8].

#### SiC Lateral MOSFET Electrical Characterization Test Vehicle




Fig. 2. Lateral SiC MOSFET test vehicle for novel HTO gate-oxide and advanced mobility enhancement schemes & channel resistance ( $R_{\rm ch}$ ) characterization

## SiC MOSFET Mobility Improvement Scheme: Channel Counter-Doping (Modeling-based Projection)




Fig. 3. Counter-doping the SiC channel leads to 70% mobility and drive-current improvement (modeling). However, it also leads to undesirable 3 V  $V_{\rm T}$  loss.

#### Optimization of Channel Counter-doping & Experimental Demonstration




Fig. 4. Experimental demonstration of SiC mobility & drive-current enhancement by using nitrogen (n-type) counter-doping in channel.


#### II. EXPERIMENT SETUP AND MODELING PLATFORM

To characterize channel mobility impact with our proposed device design schemes, we have developed a lateral SiC MOSFET test vehicle (Fig. 2). In conjunction, we have also developed an advanced SiC transistor modeling platform for technology exploration and performance projection. Our drift-diffusion based modeling platform is closely calibrated to the test vehicle highlighted in Fig. 2.

## III. CHANNEL COUNTER-DOPING - SIC MOSFET CHANNEL MOBILITY IMPROVEMENT

Despite high bulk mobility ( $\sim 1000 \text{ cm}^2/V.s$ ) [9], SiC MOSFET transistors have been demonstrated only with 10 - 40  $cm^2/V.s$  channel mobility [10]–[12]. The low channel mobility has been attributed to high interface density near band-edges [13], [14] and coulomb scattering from trapped electrons due to the formation of carbon-clusters and degradation of surface roughness during the dopant activation (greater than 1650°C) and thermal gate-oxidation process. The impact of interface states and surface roughness can be partially mitigated by creating the channel away from the surface (buried channel) using a high n-type channel doping (counter doping) in conjunction with a low p-well doping ( $\sim 1e15 - 1e16 \text{ cm}^{-3}$ ) [13], [15], [16]. However, besides higher channel mobility, this approach also results in a threshold voltage (V<sub>T</sub>) loss, thus unusable for practical application. Our modeling shows that n-type channel counter-doping (1e17  $cm^{-3}$ ) can be used with a high p-well doping ( $\sim$ 2e18 cm<sup>-3</sup>) for mobility and drive-current improvement (Fig. 3). However, this also results in very low threshold voltage (V<sub>T</sub>), problematic for practical application. With the help of our modeling platform, we have optimized the counter-doping using nitrogen implant, while using a comparatively higher p-type well doping (aluminum 1e18 cm  $^{-3}$ , Fig. 4) to keep the  $V_{\rm T}$  loss under control. 47% drive-current and mobility improvement (at constant over-drive  $V_{OV} = V_{G} - V_{T}$ ) is achieved with 2.1  $V_{T}$  loss (Fig. 4) using our test vehicle. The trade-off between V<sub>T</sub> loss and drive-current improvement (Fig. 5(a)), obtained by varying

# $V_{\mathrm{T}}$ Loss & Drive-current Improvement with Channel Counter Doping



(b) Buried Channel formation with higher counter doping in experiments




Fig. 5. (a) Trend of  $V_T$  loss & mobility improvement for different channel counter-doping (6e16 - 5e17 cm<sup>-3</sup>) in experiments, matching with process & device modeling. 70% mobility & current gain can be achieved with counter doping at the cost of 3 V  $V_T$  loss. Figure 11(b) Higher channel counter doping leads to formation of buried channel with higher mobility & drive-current (375%) gain, but simultaneously very high  $V_T$  loss (12.5 V).

the counter-doping implant dose experimentally shows a linear trend, closely aligned with our calibrated SiC modeling framework [5]. A higher counter-doping (Fig. 4(b)) leads to buried channel formation, very high drive-current (375%) and mobility improvement, typically reported in literature [15]. But it simultaneously results in very high un-recoverable  $V_{\rm T}$  loss (12 V) and therefore is not suitable for practical applications.

### IV. RECESSED COUNTER-DOPING AND POCKET IMPLANTS - THRESHOLD VOLTAGE RECOVERY

For proper industry adoption of counter-doping in SiC power devices, we propose two different  $V_{\rm T}$  recovery schemes and use our calibrated modeling framework to characterize those. Figure 6 summarizes the first scheme: recessed counter-doping to keep the counter-doping implant away from the source/channel and the drain/channel junction. This allows for a short region of net p-type doping in between the counter-doped channel and source/drain Epi. The idea is to introduce potential barriers along the path of the electron to recover the  $V_{\rm T}$  loss introduced by channel counter-doping. With this scheme, the  $V_{\rm T}$  loss can be reduced to less than 1 V (from 3

# $V_{\rm T}$ Recovery Scheme I: Recessed Counter Doping & Projected Performance Impact





Fig. 6. Proposed recessed channel counter-doping scheme to recover  $V_{\rm T}$  loss associated with channel counter-doping. Co-optimization of recess with p-well doping is required for full recovery of  $V_{\rm T}$  loss in SiC lateral MOSFET.  $V_{\rm T}$  recovery with this scheme brings down  $R_{\rm ch}$  improvement from 35% to 23%.

# $V_{\rm T}$ Recovery Scheme II : Pocket Implant (Modeling-based Analysis)



Pocket Implant Parameter Optimization for SiC Lateral MOSFET




Fig. 7. Proposed p-type pocket-implant scheme to recover  $V_{\rm T}$  loss associated with counter doping (top). The pocket-implant can be designed to achieve the target doping profile, namely, the implant depth & length for SiC lateral MOSFET (bottom).

V for the case of without laterally recessed counter-doping). Further  $V_{\rm T}$  loss reduction can be achieved by increasing the p-well doping (Fig. 6). However, the increase in p-well doping leads to an increase in channel resistance and decrease in electron mobility. Our modeling (Fig. 6) shows that a  $V_{\rm T}$ -neutral channel resistance improvement of 23% and electron

## $\begin{array}{c} \textbf{Modeling of } \mathbf{V}_{\mathrm{T}} \ \textbf{Recovery with Pocket Implant Dose in} \\ \textbf{SiC Lateral MOSFET} \end{array}$





Fig. 8. Pocket implant optimization can lead to  $R_{\rm DSon}$  improvement with full  $V_{\rm T}$  recovery.

mobility improvement of 30% can be achieved by optimizing the counter-doping lateral recess and p-well doping.

Figure 7 proposes the second scheme to recover the  $V_{\rm T}$  loss associated with channel counter-doping: introduction of ptype pocket implants. The working principle is identical to the recessed counter-doping design. However, instead of recessing the counter-doping, p-type regions are explicitly introduced between the counter-doped channel and the source/drain Epithrough p-type ion implants. Using a proper combination of pocket implant process parameters (energy and tilt for SiC lateral MOSFET), the pocket implant can be placed

### Comparison of SiC MOSFET Performance Improvement Schemes



Baseline	w/o Channel Counter-doping
CD	Channel Counter-Doping
RCD	Recessed Counter-Doping
Gen-I	Counter-doping + optimized pocket implant
Gen-II	Higher Counter-doping + Optimized pocket implant

Fig. 9. Summary of the different performance improvement schemes. Pocket implant with counter-doping provides the lowest channel resistance without  $V_{\rm T}$  loss

at the source/channel and drain/channel junction, leading to reduction of  $V_{\rm T}$  loss (Fig. 7). By controlling the pocket-doping concentration (1e17 - 3e17 cm $^{-3}$ ), the  $V_{\rm T}$  loss can be fully recovered, even for a higher counter-doping (Fig. 8), leading to the possibility of achieving a high drive-current improvement (77%) without any  $V_{\rm T}$  loss. Thus, the pocket implant together with counter doping, provides a scalable technique for mobility improvement which is critical for enabling node-to-node scaling of SiC technology. Figure 4 summarizes the different schemes of mobility improvement indicating that the combination of counter-doping and pocket implant to be the most promising. Based on the projection from our calibrated modeling, we can achieve an  ${\sim}80\%$  mobility enhancement and  ${\sim}40\%$  channel resistance reduction without any  $V_{\rm T}$  loss by optimizing the counter-doping and pocket implant together.

#### V. CONCLUSION

In this paper, we have proposed novel device design schemes based on the use of channel counter-doping to improve SiC MOSFET hole mobility and resistance. Utilizing our advanced and calibrated SiC modeling platform, we project that our proposed integration flow of using channel counter-doping with a pocket implant for  $V_{\rm T}$  recovery can provide 80% and 40% mobility and channel resistance improvement, respectively, thereby realizing the true potential of the trench MOSFET architecture for next-generation SiC power device technology.

#### REFERENCES

- T. Nakamura et al., 2011 International Electron Devices Meeting, Washington, DC, USA, 2011, pp. 26.5.1-26.5.3.
- [2] T. Nakamura et al., 2012 IEEE Energytech, Cleveland, OH, USA, 2012, pp. 1-6.
- [3] D. Peters et al., 2017 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD), Sapporo, Japan, 2017, pp. 239-242.
- [4] Tsunenobu KIMOTO, Proceedings of the Japan Academy, Series B, 2022, Volume 98, Issue 4, Pages 161-189.
- [5] Pratik B. Vyas et al., Solid-State Electronics 200, 108548 (2023).
- [6] Pratik B. Vyas *et al.*, Physical Review Applied 13, 014067 (2020).
- [7] E. M. Bazizi et al., IEEE Trans. Elec. Devices, 68 (11), pp. 5358 (2021).
- [8] Pratik B. Vyas et al., 2023 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), Kobe, Japan, 2023, pp. 57-60.
- [9] Maria Cabello *et al.*, Materials Science in Semiconductor Processing 78, 22-31 (2018).
- [10] R. Schomer *et al.*, IEEE Electron Device Letters, vol. 20, no. 5, pp. 241-244, (1999).
- [11] G. Y. Chung et al., Applied Physics Letters 76 (13), 1713-1715 (2000).
- [12] D. Okamoto et al., IEEE Electron Device Letters 22, 272 (2010).
- [13] T. Doi et al., Japanese Journal of Applied Physics, Volume 61, 021007 (2022).
- [14] H. Yano et al., Applied Physics Letters 81, 301 (2002).
- [15] K. Ariyoshi et al., Applied Physics Letters 106 (10), 103506 (2015).
- [16] S. Harada *et al.*, IEEE Electron Device Letters, vol. 22, no. 6, pp. 272-274 (2001).