Materials to System Co-optimization (MSCOTM) for SRAM and its application towards Gate-All-Around Technology

Pratik B. Vyas*, Ashish Pal*, Gregory Costrini*, Plamen Asenov[†], Sarra Mhedhbi*, Charisse Zhao*, Victor Moroz[†], Benjamin Colombeau*, Bala Haran*, El Mehdi Bazizi*, and Buvna Ayyagari-Sangamalli* *Applied Materials, Santa Clara, USA [†]Synopsys Inc., Mountain View, USA Email: pratikb_vyas@amat.com

Abstract—In this paper, we deploy our SRAM MSCO framework to evaluate the GAA SRAM performance and explore different performance optimization strategies. Our modeling indicates that GAA SRAM can have better stability, writability and read-current compared to FinFET SRAM, primarily due to better electrostatics and drive-strength ratio between nMOS and pMOS. Furthermore, we show that design optimizations through varying nanosheet count, nanosheet width and RMG workfunction allows GAA SRAM to be tailored for different applications.

Index Terms—SRAM, GAA, FinFET, DTCO, SNM, Write Margin, circuit design, device modeling.

I. INTRODUCTION

With scaling of device dimensions and supply voltages, the energy efficiency of the SoC can see tremendous improvement [1]. SRAM is a critical component of the SoC in regard to energy consumption since it can impose a limitation on the minimum operating voltage and standby leakage for the entire SoC. In this paper, we explore the design space of GAA SRAM and compare its performance to FinFET SRAM, with focus on the stability, readability and writability operations. In particular, we explore different GAA design elements and investigate their impact on the SRAM performance.

GAA and FinFET-based SRAM: Structure and Characterization Flow

(a) Key Transistor Dimensions (b) SRAM Characterization Flow



Fig. 1. (a) Typical device dimensions at the 3 nm technology node show FinFET has higher W-eff compared to GAA. (b) Description of the SRAM characterization flow.



SRAM Bitcell Layout

Fig. 2. SRAM schematics of (a) FinFET and (b) GAA transistors at the 3 nm technology node.

II. SRAM MODELING FRAMEWORK

FinFET and GAA (3-nanosheet stack) transistors used in this study are designed with the typical dimensions (Fig. 1(a)) projected for the 3nm technology node [2]-[4]. We deploy our comprehensive Materials to Systems Co-Optimization (MSCOTM) [5] framework to analyze and compare highdensity 1-1-1 SRAM performances. Fig. 1(b) describes the process flow used to characterize the SRAM performance, while Fig. 2 shows the 6-transistor (6-T) FinFET and GAA SRAM bitcell layouts used in this study. The FEOL transistorlevel performances are characterized using advanced driftdiffusion transport models calibrated to the self-consistent solution of the Schrodinger, Poisson and subband Boltzmann transport equations [6], [7]. For the SRAM cell and array performance analyses, compact models [8] calibrated to the aforementioned FEOL characteristics are used, together with MOL/BEOL modeling and its parasitic extraction (PEX).



GAA vs FinFET: Transistor-level Performance Comparison

Fig. 3. Transistor-level comparison: FinFET pMOS V_T tuned to achieve greater than 1 nMOS-to-pMOS drive-current ratio for optimum SRAM performance. Higher FinFET W-eff leads to better FinFET nMOS drive current compared to GAA. FinFET pMOS performs significantly better compared to GAA pMOS due to better hole mobility along with higher W-eff. GAA nMOS-to-pMOS drive-strength ratio is ideal for SRAM operation, allowing to match their V_T matching for same target I-off

III. RESULTS AND DISCUSSION

Figure 3 shows that the drive-strength of GAA pMOS (with Si channel and no stress) is significantly lower as compared to GAA nMOS which favors SRAM operation (particularly the writability). On the other hand, the nMOS-to-pMOS drive-strength ratio is low for FinFET due to strong pMOS performance for same threshold voltage V_T (with compressive channel stress and favorable fin side-wall orientation). Consequently, the FinFET pMOS V_T is skewed to improve the nMOS-to-pMOS drive-strength ratio, while the GAA pMOS V_T can be chosen to match nMOS V_T . As a result, compared to FinFET, the GAA SRAM has 13% higher SNM due to better V_T -matching, 5% higher I-read due to better electrostatics and 15% better write-margin due to this, as well as lower gate

GAA vs FinFET: SRAM Cell-level Performance Comparison

Metric	FinFET	GAA
SNM	0.132V	0.15V
		(+13%)
Write-	0.2V	0.23V
margin		(+15%)
I-read	16µA	17µA
		(+5%)
Read	70ps	63ps
delay		(-10%)
Write	50ps	40ps
delay		(-20%)

Fig. 4. GAA SRAM has better SNM due to better nMOS-pMOS V_T matching, higher I-read due to better electrostatics, and higher write-margin due to better nMOS-to-pMOS drive-strength ratio. Due to this, the GAA SRAM has better AC performance (read and write delay) compared to FinFET.



Fig. 5. (a) Increase in W-eff with higher pMOS nanosheet (NS) width leads to (b) pMOS drive-current improvement, while $V_{\rm T}$ is negligibly impacted. (c) This leads to 3% GAA SRAM SNM improvement. However, write-margin is degraded by 11% due to lowering of nMOS-to-pMOS drive-strength ratio. Reducing NS width more beneficial due to write-margin improvement.

capacitance (lower W-eff in Figure 1(a)), the GAA SRAM also exhibits better AC performance with 10% and 20% lower read and write delays, respectively. In the following sections, we explore different GAA performance knobs and investigate their impact on GAA SRAM performance.

A. Impact of GAA pMOS Nanosheet Width

The capability to tune nMOS/pMOS nanosheet (NS) widths independently is a key advantage of GAA compared to Fin-FET. Fig. 5(b) shows that increasing pMOS NS width by 4 nm can improve the pMOS drive current (at constant Ioff) by 26% due to higher W-eff. However, the pMOS V_T is negligibly impacted by the increase in NS width. This results in only 3% improvement in the GAA SNM (Fig. 5(c)) with increase in NS width from 10nm (baseline) to 14nm. However, the GAA write-margin is degraded by 11% owing to the lower nMOS-to-pMOS drive-strength ratio. This indicates that reducing NS width can be more beneficial, leading to

Channel Stress Inclusion in GAA pMOS

(a) Dislocations in pMOS Source/Drain





Fig. 6. (a) Channel stress relaxation due to dislocation planes in GAA S/D Epi. (b) Evolution of channel stress w/ and w/o dislocation along GAA process modules.

improvement in SRAM write-margin. SRAM I-read is not affected in this process since nMOS is unchanged.

B. Incorporating Channel Stress in GAA pMOS

Fig. 6 highlights that the compressive stress in GAA NS channel undergoes relaxation in the presence of dislocations [9] in the source/drain (S/D) Epi. Fig. 6(b) shows the evolution of channel stress in GAA pMOS at the different simulated process steps, whereby at the end, there is negligible compressive stress in the channel in presence of S/D Epi dislocations. On the other hand, when no dislocations are present, compressive stress in the GAA pMOS channel has negligible impact on the SNM (Fig. 7(a)) and I-read (Fig. 7(c)), while write-margin is degraded by 13% (Fig. 7(c)), owing to the improved pMOS drive-strength.

C. RMG Work-function Optimization for GAA pMOS

GAA pMOS $V_{\rm T}$ can be tuned using the RMG work-function (WF) to improve the stability of the SRAM cell.

Impact of pMOS Channel Stress



Fig. 7. Channel stress in pMOS, leads to (a) marginal improvement in GAA SNM while (b) Write margin degrades by 13% due to lower nMOS-pMOS drive strength ratio. (c) No impact on I-read as nMOS is unaffected.

Through this approach, the GAA SRAM SNM (Fig. 8(a)) can be significantly improved (over 15%) but with a penalty (over 30%) on the write-margin (Fig. 8(b)). Nevertheless, the relatively high sensitivity of this approach to SNM can be of value in applications where cell tolerance to static noise sources is prioritized over writability. An example is SRAM for advanced space applications requiring high stability to withstand flux of highly energetic particles/radiation [10]. It is important to note that the pMOS WF optimization approach comes with the caveat of increase in pMOS leakage current with lower V_T .

D. Increasing GAA Nanosheet Count

Increasing the number of NS has been an active area of study for improving GAA drive-strength [11]. Comparing 4-NS GAA with the 3-NS case in our modeling (Figs. 9(a)



Fig. 8. : (a) pMOS GAA RMG work function (WF) optimization significantly improves SNM. (b) However, write-margin is degraded due to increase in pMOS strength. This can be a useful method to improve SRAM stability (as required for space applications). Decrease in pMOS WF is beneficial for write-critical applications, the amount of WF shift allowed is limited by the write/read delay increase at high WF shifts.



Impact of Higher Nanosheet Count on Transistor-level Performance

Fig. 9. (a) GAA device structures with 3- and 4-NS. (b) Drive current improvement due to increase in W-eff in 4-NS GAA.

and 9(b)), we see that both nMOS and pMOS drive-strength improves by 26% (Fig. 9(c)) due to higher W-eff. However, the V_T is not affected by this process, resulting in only a small improvement (2%) in the SRAM SNM (Fig. 10(a)) for the 4-NS GAA compared to the 3-NS case. Negligible impact of increasing NS count is seen on the GAA SRAM write-margin (Fig. 10(b)) since change in the relative nMOSto-pMOS drive strength is small. I-read, on the other hand, improves by 25% (Fig. 10(c)) due to the better drive-strength of 4-NS GAA nMOS compared to its 3-NS counterpart. Thus, our analysis shows that increasing the GAA NS count leads to an overall improvement in GAA SRAM performance, with 25% higher I-read and no penalty on the SNM and writemargin, indicating that this configuration may be better suited for high performance applications.

IV. CONCLUSION

We present our SRAM MSCO framework to analyze the GAA SRAM performance and show that GAA SRAM has 13% higher SNM, 5% higher I-read and 15% better writemargin than FinFET SRAM. In terms of AC performance, the GAA SRAM also exhibits 10% and 20% lower read and write



Fig. 10. (a) SNM and (b) Write-margin in 4-NS GAA SRAM are similar to the 3-NS case. On the other hand, (c) I-read in 4-NS GAA SRAM increases significantly (25% compared to 3-NS GAA) due to improvement in nMOS strength. Overall improvement in SRAM performance, useful configuration for high performance applications.

delays, respectively, compared to FinFET SRAM. We also show that GAA SRAM write-margin can be improved (4%) by reducing pMOS NS width. pMOS RMG WF optimization can lead to significant improvements (15%) in GAA SNM and can be a useful approach for stability-critical applications. GAA SRAM I-read can be significantly improved (25%) by increasing the nanosheet stack count from 3 to 4 (without penalty on SNM or write-margin), beneficial for high performance applications.

REFERENCES

- [1] K. Cho, 2022 IEEE Symp. VLSI Tech., pp. 214-215 (2022).
- [2] C. H. Chang et al., IEDM Tech. Dig., pp. 27.1.1-27.1.4 (2022).
- [3] G. Yeap et al., IEDM Tech. Dig., pp. 36.7.1-36.7.4 (2019).
- [4] B. Sell et al., IEEE Symp. VLSI Tech., pp. 282-283 (2022).
- [5] E. M. Bazizi et al., IEEE Trans. Elec. Devices, 68 (11), pp. 5358 (2021).
- [6] L. Jiang et al., SISPAD, pp. 323-326 (2020).
- [7] P. B. Vyas et al., Phys. Rev. Applied 13, 014067 (2020).
- [8] P. B. Vyas et al., IEEE Int. Rel. Phys. Symp., pp. 1-4 (2021).
- [9] V. Moroz et al., IEDM Tech. Dig., pp. 41.1.1-41.1.4 (2020).
- [10] N. Yadav et al., IEEE Trans. Semi. Manu., pp. 276-284 (2017).
- [11] W. L. Sung et al., IEEE Trans. Elec. Devices 68, pp. 3124-3128 (2021).