Contents lists available at ScienceDirect



## Solid State Electronics



journal homepage: www.elsevier.com/locate/sse

# Ferroelectric FDSOI FET modeling for memory and logic applications

Swetaki Chatterjee <sup>a,d,\*</sup>, Shubham Kumar <sup>a,d</sup>, Amol Gaidhane <sup>b</sup>, Chetan Kumar Dabhi <sup>c</sup>, Yogesh Singh Chauhan <sup>d</sup>, Hussam Amrouch <sup>a</sup>

<sup>a</sup> University of Stuttgart, Stuttgart 70569, Germany

<sup>b</sup> Arizona State University, AZ, USA

<sup>c</sup> University of California, Berkeley, USA

<sup>d</sup> Indian Institute of Technology, Kanpur, India

### ARTICLE INFO

Keywords: FeFET FDSOI Ferroelectric Preisach model Compact model

### ABSTRACT

In this paper, we present a Verilog-A based compact model for simulating Ferroelectric Fully Depleted Siliconon-Insulator (Fe-FDSOI) FET. The model can capture the rich physics of ferroelectric (FE) materials and reproduce the important electrical characteristics, such as history effect, the impact of threshold voltage on pulse width and amplitude as well as potentiation-depression characteristics. The FE switching is modeled using Preisach model to capture the Polarization (P)–Voltage (V) characteristics. In addition, we capture the history-dependent minor loop characteristics to obtain multiple states of polarization. This allows the modeling of multiple conductance states, which forms the fundamental prerequisite for neuromorphic applications as well as multi-level non-volatile memories. The underlying baseline FDSOI FET is modeled using the industrystandard BSIM-IMG compact model. The model is then augmented with the physics-based model of FE capacitor to realize Fe-FDSOI FET. Our model is computationally efficient and carefully calibrated to reproduce experimental measurement data.

#### 1. Introduction

FeFET shows great potential for non-volatile memory and neuromorphic applications [1,2]. To fully exploit the functionality of FeFETs, we need efficient compact models to explore the large available design space. However, existing models based on nucleation-limited switching [3] or accurate physics-based solutions of the Poisson's equation [4] require numerical solutions, which is computationally inefficient for large circuit simulations. Single domain L-K equation-based models are fast and easy to simulate but cannot capture the history effect of FeFETs [5]. Thus, compact models based on Preisach equations are best suited to successfully reproduce the trends of memory window, conductance, and history effects from experimentally measured data [6,7]. However, existing Preisach-based implementations require storing a large number of previous turning points to reproduce the history effect which makes it time-consuming and memory-intensive.

In this paper, we present an efficient compact model that stores a smaller number of turning points and can still reproduce all the

experimentally observed characteristics. The primary advantage of our model comes from using an R-C element to evaluate the turning points and at the same time store a lesser number of turning points [8] through meticulous assumptions. We particularly simulate Fe-FDSOI devices for their ability to use the back gate for tuning the threshold voltage ( $V_{\rm TH}$ ). Also, the recently proposed concept of dual-gate FeFETs is particularly promising for its ability to amplify the memory window even at the reduced thickness and write voltage by reading from the back gate [9]. To validate the working of our model, we first calibrate the underlying FDSOI device with experimental data [10] using the industry-standard compact model for the FDSOI technology (BSIM-IMG) [11,12]. Then, we calibrate the FE capacitor using the developed Fe-Cap model to get the required parameters for the realization and simulation of Fe-FDSOI. To explore the design space for memory and logic applications, we simulate the transfer characteristics of the device and the effect of back bias. Further, we demonstrate the pulse-width and pulsemagnitude-dependent switching characteristics of the device. Finally,

https://doi.org/10.1016/j.sse.2022.108554

Available online 9 December 2022 0038-1101/© 2022 Elsevier Ltd. All rights reserved.

<sup>\*</sup> This work is the result of the collaboration between Nanolab, EE department, IIT Kanpur and Chair for Semiconductor Test and Reliability (STAR), University of Stuttgart, Germany.

<sup>\*</sup> Corresponding author at: University of Stuttgart, Stuttgart 70569, Germany.

*E-mail addresses:* chattesi@iti.uni-stuttgart.de (S. Chatterjee), shubhamp@iitk.ac.in (S. Kumar), agaidhan@asu.edu (A. Gaidhane), dabhi@berkeley.edu (C.K. Dabhi), chauhan@iitk.ac.in (Y.S. Chauhan), amrouch@iti.uni-stuttgart.de (H. Amrouch).

URLs: https://home.iitk.ac.in/~chauhan/ (Y.S. Chauhan), https://www.iti.uni-stuttgart.de/en/institute/team/Amrouch/ (H. Amrouch).



Fig. 1. (a) The structure of the Fe-FDSOI in MFMIS configuration and (b) the equivalent circuit representation.



Fig. 2. Calibration of the underlying FDSOI transistor against experimental data from [10].

we show the potentiation and depression characteristics exhibited by the Fe-FDSOI which is lucrative for neuromorphic and other emerging applications [13,14].

#### 2. Model description

The structure of the Fe-FDSOI device is shown in Fig. 1. It is an MFMIS (Metal–Ferroelectric–Metal–Insulator–Semiconductor) structure. A growing interest is shown in back-end-of-line (BEOL) compatible FeFET devices which have a lot of potential benefits like high write endurance, reduced interface charge traps, and increased memory window. This, in principle, is very similar to the MFMIS structure where the ferroelectric capacitor (Fe-cap) and the transistor can be treated as separate entities. Because of the equipotential metal layer in between, the Fe-Cap is connected in series with the gate of the transistor. In this work we have considered only MFMIS structure as modeling it is computationally more efficient. We can separately model the Fecap and underlying FDSOI FET. We first discuss the model of Fe-cap followed by the overall Fe-FDSOI.

#### 2.1. Fe-Cap modeling

The Fe-FDSOI FET is modeled by separately modeling the Fe-Cap and the FDSOI transistor. Fe-Cap is modeled using the Preisach model which is a macro-level model to capture the polarization (P)–Voltage (V) characteristics [7]. To capture the switching characteristics, an auxiliary voltage ( $V_{aux}$ ) is calculated.  $V_{aux}$  represents the actual voltage to which the ferroelectric dipoles respond after the relaxation. This is



Fig. 3. The validation of the Fe-Cap model against experimental data from [6]. This clearly shows the history effect of the model.

Table 1

| values of inaterial parameters. |                         |
|---------------------------------|-------------------------|
| Parameters                      | Value                   |
| P <sub>r</sub>                  | 18.5 µC/cm <sup>2</sup> |
| $P_s$                           | 19 µC/cm <sup>2</sup>   |
| V <sub>c</sub>                  | 1.2 V                   |
| t <sub>fe</sub>                 | 10 nm                   |
| $\epsilon_{fe}$                 | 40                      |
| $	au_{ m v}$                    | 1.5 µs                  |

given using the equation Eq. (1), which can be emulated using a simple R-C delay network

$$V_{\rm aux} = V_{\rm in} - \tau_{\rm v} \frac{d}{dt} V_{\rm aux} \tag{1}$$

where  $\tau_v$  represents the relaxation time for  $V_{aux}$  and  $V_{in}$  is the applied input voltage at the gate of the Fe-Cap. Then, the polarization corresponding to  $V_{aux}$  ( $P_{aux}$ ) is calculated using :

$$P_{\text{aux}} = m \cdot P_s \cdot \tanh(w(V_{\text{aux}} \pm V_c)) + P_{\text{off}}$$
<sup>(2)</sup>

$$w = \frac{t_{\rm fe}}{2V_c} \cdot \ln\left(\frac{P_s + P_r}{P_s - P_r}\right) \tag{3}$$

where  $V_c$  is the coercive voltage of the Fe material,  $P_s$  is the saturation polarization,  $P_r$  is the remnant polarization, m is the slope of the curve and  $P_{\text{off}}$  is the offset polarization. The material considered for the simulation is Zr-doped HfO2, and the parameter values are given in Table 1. The upwards (–) and downwards (+) polarization determine the sign of tanh function and the values of m and  $P_{\text{off}}$  is calculated using polarization history which determines the P–V characteristics of the minor loops. For the main loop, m = 1 and  $P_{\text{off}} = 0$ .

The polarization history is determined by tracing the turning points of the  $V_{in}$ . The turning points are calculated based on a delayed voltage



Fig. 4. The simulated transfer characteristics of the Fe-FDSOI device having a width of 100 nm in (a) Log scale, and (b) Linear scale showing a memory window (MW) of 1.186 V.

 $(V_{\rm del})$  using another R-C delay network. Instead of computing maxima and minima by calculating derivatives of the input voltage, this method helps us to speed up the simulation. The time constant of the R-C delay is chosen very low to not have a significant effect on  $V_{\rm aux}$  and is much less than  $\tau_{\rm v}$ . If  $V_{\rm del}$  is greater than or less than  $V_{\rm aux}$ , we correspondingly store the  $V_{\rm aux}$  and  $P_{\rm aux}$  as the turning up (u) or down (l) points. Thus, m and  $P_{\rm off}$  is given by:

$$m_{\uparrow,\downarrow} = \frac{P_{\text{aux},u} - P_{\text{aux},l}}{P_{\text{s}} \cdot (\tanh(w(V_{\text{aux}\,u} \pm V_{c})) - \tanh(w(V_{\text{aux}\,l} \pm V_{c})))}$$
(4)

$$P_{\text{off}\uparrow,\downarrow} = P_{\text{aux},u/l} - m_{\uparrow,\downarrow} \cdot P_s \cdot \tanh(w(V_{\text{aux},u/l} \pm V_c))$$
(5)

The arrows correspond to the direction of polarization and correspondingly the sign of tanh function. When  $V_{aux}$  is less than  $V_{aux,l}$ during the downward sweep, or  $V_{aux}$  is greater than  $V_{aux,u}$  during the upward sweep we assume the second turning point to be the maximum positive and negative voltages. Existing models based on Preisach equations required storing all the previous points. Assuming the minor loop follows a trajectory similar to the major loop (with the terminating voltages being maximum applied positive and negative bias) helps us to get rid of all the previous points and yet successfully approximate the  $P_{aux}$ - $V_{aux}$  characteristics. For a more detailed description of the model, please refer to [8].

#### 2.2. Fe-FDSOI modeling

As stated earlier, the underlying FDSOI transistor is modeled using BSIM-IMG and calibrated with experimental data as shown in Fig. 2. The overall Fe-FDSOI is then modeled by solving the charge balance  $(Q_{mos} = P_{FE}*W*L)$  and voltage balance  $(V_{total} = V_{fe} + V_{mos})$  at node A (Fig. 1). The effect of back-bias and other transistor properties is captured automatically in BSIM-IMG [12].

### 3. Model validation

The model is validated against experimental data from [6]. Firstly, the value of  $P_r$ ,  $P_s$ , and  $V_c$  are extracted. Next, an aperiodic, and asymmetric input signal is applied as shown in Fig. 3 to the Ferrocap. The resulting  $P_{\text{aux}}$  vs.  $V_{\text{aux}}$  demonstrates the major loop and minor loops. The model performs well to reproduce experimentally observed characteristics. This demonstrates clearly the historical effect of the ferroelectric material.

Next, we demonstrate the I–V characteristics of the FeFET in Fig. 4 having a memory window of about 1.2 V. The effect of back bias on the transfer characteristics is shown Fig. 5. A negative back bias shifts the threshold voltage of both states to the right, whereas a positive back bias shifts it toward the left. This is especially useful for some memory applications such as ternary content addressable memory to shift the  $V_{\rm TH}$  states greater than zero and allow disturb-free hold and read operation [14]. Also recently proposed double-gate FeFET can be



Fig. 5. Effect of back bias on the transfer characteristics of the Fe-FDSOI structure shown in (a) Log scale (b) Linear scale. A positive back bias shifts the graph to the left thus reduces  $V_{\rm TH}$  and vice-versa for negative back bias.



Fig. 6. Variation of memory window with applied pulse width for different pulse amplitude. After the device switches, the variation is very less.

simulated using our model which enables a large memory window by reading from the back gate. This is possible because of the thick buried oxide layer in the FDSOI transistor [9].

The dependency of pulse amplitude and width on the switching of the FeFET using our model is shown in Fig. 6. A larger amplitude with a smaller width corresponds to a higher memory window and faster switching [6]. Next, we explore the application space of Fe-FDSOI.

#### 4. Model applications

The most interesting property of FeFET is the continuous variation of the  $V_{\rm TH}$  states. This forms the basis for most of the applications in FeFET ranging from multi-level-cell storage to neuromorphic computing. Pulse amplitude modulation is stated to be the best method for changing  $V_{\rm TH}$  owing to linear and equally spaced states [2]. This effect is also captured using our model and is demonstrated in Fig. 7. Variation in the magnitude of the positive pulse (Vp) or variation in the magnitude of the negative pulse (Vn) sets it into different  $V_{\rm TH}$  levels.

FeFET has been demonstrated as a possible solution for neuromorphic and logic-in-memory applications. One key step in neuromorphic computing is the update of weights using systematic potentiation and depression pulses. This is enabled due to the history effect of FeFET where the polarization is stored according to the applied pulse. Our model can predict the almost linear increase and decrease of the channel conductance with the application of these pulses. We calculate the conductance at Vds = 0.1 V after every pulse, as shown in Fig. 8. It shows relatively linear and symmetric characteristics, which is highly desirable.



**Fig. 7.** Varying positive amplitude Vp and negative amplitude Vn to set in different  $V_{\text{TH}}$  for (a) programming and (b) erase states. The values of Vp and Vn set the device into different threshold voltage levels thus enabling MLC as well as other applications.



Fig. 8. (a) Applied waveforms for the channel conductivity increase (potentiation) and decrease (depression). (b) potentiation and depression characteristics. The conductance can be mapped directly to neural weights and can be used for neuromorphic applications.

#### 5. Conclusion

We presented a robust and efficient compact model for Ferroelectric FDSOI. Compared to existing compact models our model requires much less memory as it requires storing much lesser turning points. Also, our unique way of calculating turning points without derivatives and using delay at an internal node makes way for speed benefits. We have also demonstrated a glimpse of the range of applications that Ferroelectric FDSOI holds for the future. This paves the way for further development of large-scale circuits, including non-volatile memory, logic, and in-memory applications.

### Declaration of competing interest

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

#### Data availability

Data will be made available on request.

## References

- Mulaosmanovic Halid, Breyer Evelyn T, Dünkel Stefan, Beyer Sven, Mikolajick Thomas, Slesazeck Stefan. Ferroelectric field-effect transistors based on HfO2: a review. Nanotechnology 2021;32(50):502002.
- [2] Jerry Matthew, Chen Pai-Yu, Zhang Jianchi, Sharma Pankaj, Ni Kai, Yu Shimeng, Datta Suman. Ferroelectric FET analog synapse for acceleration of deep neural network training. In: 2017 IEEE international electron devices meeting. IEDM, 2017, p. 6.2.1–4.
- [3] Deng Shan, Yin Guodong, Chakraborty Wriddhi, Dutta Sourav, Datta Suman, Li Xueqing, Ni Kai. A comprehensive model for ferroelectric FET capturing the key behaviors: Scalability, variation, stochasticity, and accumulation. In: 2020 IEEE symposium on VLSI technology. 2020, p. 1–2.
- [4] Pandey Nilesh, Chauhan Yogesh Singh. Impact of domain wall motion on the memory window in a multidomain ferroelectric FET. IEEE Electron Device Lett 2022;43(11):1854–7.
- [5] Pahwa Girish, Dutta Tapas, Agarwal Amit, Khandelwal Sourabh, Salahuddin Sayeef, Hu Chenming, Chauhan Yogesh Singh. Analysis and compact modeling of negative capacitance transistor with high ON-current and negative output differential resistance—Part II: Model validation. IEEE Trans Electron Devices 2016;63(12):4986–92.
- [6] Ni Kai, Jerry Matthew, Smith Jeffrey A, Datta Suman. A circuit compatible accurate compact model for ferroelectric-FETs. In: 2018 IEEE symposium on VLSI technology. 2018, p. 131–2.
- [7] Bartic Andrei T, Wouters Dirk J, Maes Herman E, Rickes Jürgen T, Waser Rainer M. Preisach model for the simulation of ferroelectric capacitors. J Appl Phys 2001;89(6):3420–5.
- [8] Gaidhane Amol, Dangi Raghvendra, Sahay Shubham, Verma Amit, Chauhan Yogesh Singh. A computationally efficient compact model for ferroelectric FinFETs switching with asymmetric non-periodic input signals. 2022.
- [9] Jiang Zhouhang, Xiao Yi, Chatterjee Swetaki, Mulaosmanovic Halid, Duenkel Stefan, Soss Steven, Beyer Sven, Joshi Rajiv, Chauhan Yogesh S, Amrouch Hussam, Narayanan Vijaykrishnan, Ni Kai. Asymmetric double gate ferroelectric FET to break the tradeoff between thickness scaling and memory window. In: Proceedings of the IEEE symposium on VLSI technology and circuits (VLSI'22). 2022.
- [10] Liu Q, Vinet M, Gimbert J, Loubet N, Wacquez R, Grenouillet L, Le Tiec Y, Khakifirooz A, Nagumo T, Cheng K, Kothari H, Chanemougame D, Chafik F, Guillaumet S, Kuss J, Allibert F, Tsutsui G, Li J, Morin P, Mehta S, Johnson R, Edge LF, Ponoth S, Levin T, Kanakasabapathy S, Haran B, Bu H, Bataillon J-L, Weber O, Faynot O, Josse E, Haond M, Kleemeier W, Khare M, Skotnicki T, Luning S, Doris B, Celik M, Sampson R. High performance UTBB FDSOI devices featuring 20nm gate length for 14nm node and beyond. In: 2013 IEEE international electron devices meeting. 2013, p. 9.2.1–4.
- [11] Agarwal H, Kushwaha P, Dasgupta A, Y-Kao M, Morshed T, Workman G, Shanbhag K, Li X, Vinothkumar V, Chauhan YS, Salahuddin S, Hu C. BSIM-IMG: Advanced model for FDSOI transistors with back channel inversion. In: 2020 4th IEEE electron devices technology & manufacturing conference. EDTM, 2020, p. 1–4.
- [12] Kushwaha Pragya, Agarwal Harshit, Khandelwal Sourabh, Duarte Juan-Pablo, Medury Aditya, Hu Chenming, Chauhan Yogesh S. BSIM-IMG: Compact model for RF-SOI MOSFETs. In: 2015 73rd annual device research conference. DRC, 2015, p. 287–8.
- [13] Kim Min-Kyu, Park Youngjun, Kim Ik-Jyae, Lee Jang-Sik. Emerging materials for neuromorphic devices and systems. iScience 2020;23(12):101846.
- [14] Yin Xunzhao, Ni Kai, Reis Dayane, Datta Suman, Niemier Michael, Hu Xiaobo Sharon. An ultra-dense 2FeFET TCAM design based on a multi-domain FeFET model. IEEE Trans Circuits Syst II 2019;66(9):1577–81.