Contents lists available at ScienceDirect



### Solid State Electronics

journal homepage: www.elsevier.com/locate/sse



## A dynamic current hysteresis model for IGZO-TFT

Yu Li<sup>a</sup>, Xiaoqing Huang<sup>a</sup>, Congwei Liao<sup>a</sup>, Runsheng Wang<sup>b</sup>, Shengdong Zhang<sup>a</sup>, Lining Zhang<sup>a,\*</sup>, Ru Huang<sup>b</sup>

<sup>a</sup> School of Electronic and Computer Engineering, Peking University, Shenzhen, China
<sup>b</sup> School of Integrated Circuits, Peking University, Beijing, China

#### ARTICLE INFO

ABSTRACT

The review of this paper was arranged by "ED-Francisco Gamiz"

Keywords: Compact model Current hysteresis Indium Gallium Zinc Oxide Thin Film Transistor (IGZO-TFT)

# This paper proposes a dynamic current hysteresis model for the Indium Gallium Zinc Oxide Thin Film Transistor (IGZO-TFT). Based on the Shockley-Read-Hall (SRH) theory, a kinetic equation that accurately describes the interface trap's capture/emission behaviour is presented, which can incorporate the effect of interface trap density, trap energy level and scan rate dependency. Further, the kinetic equation is solved using a sub-circuit approach, combined with a calibrated TFT static current model, to achieve an accurate simulation of the current hysteresis of IGZO-TFT. This model has been validated with numerical TCAD simulations and has been shown to precisely reflect the effect of trap energy level, trap density and scan rate on the current hysteresis characteristics.

#### 1. Introduction

The progressive advancement of thin-film transistor technology, combined with rapid advances in materials and processes, has enabled the emergence of large-scale TFT circuits and integrated systems for applications ranging from biosensing to storage arrays, enhanced displays and matrix imaging. [1-3] However, a non-negligible number of interface traps are introduced during different device processing, including organic [4], polycrystalline silicon [5] and a-IGZO-TFT [6,7] and so on. The capture and emission events of the interface trap result in a degradation of the threshold voltage and carrier mobility, which leads to current hysteresis in the transfer characteristics of the transistor and subsequently has a significant impact on the performance of the TFT device at the circuit level. For example, this hysteresis can be used to alter the brightness of the current-driven device Organic Light-Emitting Diode [6]. Furthermore, if the hysteresis characteristics can be effectively controlled, combined with its low temperature process and simplified structure, TFT array could be a potential contender for 3D stacked NVMs [3].

There are few reported works on modelling dynamic current hysteresis for circuit simulation based on trap dynamics [8]. The design and performance evaluation of large-scale systems place high demands on a dynamic current hysteresis model that captures the effects of the physical properties of the interface trap and the scan rate of the gate voltage on the current characteristics of the TFT.

\* Corresponding author. *E-mail address:* eelnzhang@pku.edu.cn (L. Zhang).

https://doi.org/10.1016/j.sse.2022.108459

Available online 19 September 2022 0038-1101/© 2022 Elsevier Ltd. All rights reserved. In this paper, a dynamic current hysteresis model based on trap dynamics is proposed and has been shown to accurately reflect the effect of trap energy level, trap density and scan rate on the current hysteresis characteristics.

#### 2. Current hysteresis of IGZO-TFT

For acceptor-traps, "shallow" means that the energy level  $E_{tA}$  is close to the conduction band energy level  $E_C$  (i.e.  $\Delta E_t = E_C - E_{tA}$  is relatively small), while  $E_{tA}$  is near the intrinsic Fermi level  $E_i$  for the deep traps. Fig. 1(a) is the 3D structure of the IGZO-TFT device used in this paper. The thickness of the a-IGZO layer is 0.04 um, with the density of conduction band states  $N_c = 5.2 \times 10^{18} cm^{-3}$  and the density of valence band states  $N_v = 5.0 \times 10^{20} cm^{-3}$  at the temperature of 300 K. The Heiman model and the trap-assisted tunneling are activated for the simulation of the interface traps. In numerical TCAD simulation, by introducing a certain amount of acceptor-traps ( $\Delta E_t = 0.1eV$ ,  $N_{t,shallow} =$  $3 \times 10^{12} cm^{-2}$ ) at the IGZO/SiO<sub>2</sub> interface for a-IGZO-TFT device with W = 20um, L = 20um and  $V_d = 1.1V$ , the transfer characteristic curve shows a clockwise hysteresis current (as shown in Fig. 1(b)).

The physical origin of this clockwise hysteresis is that the electrons in the reservoir (i.e., gate and channel) are captured by the interface acceptor-traps during the forward scanning, resulting in the larger threshold voltage shift at the reverse scanning. The width of the current



Fig. 1. (a) Schematic of IGZO-TFT 3D structure. (b) Dependence of hysteresis width on scan rate.



**Fig. 2.** (a) Capture and emission events of Acceptor-trap. (b) Equivalent subcircuit of the trap kinetic equation.

hysteresis increases when the applied voltage scan rate is reduced, and the above phenomenon is consistent with that reported in [6].

#### 3. Dynamic model description

SRH theory is often used to describe interface trap dynamics [9,10], this section discusses the implementation of trap theory in the trap dynamics simulation.

#### A. Trap Dynamics Based on SRH Theory

Fig. 2(a) illustrates the switching of trap state involving carriers in the channel, where the transition rate (probability per unit time)  $K_{12/21}$  is related to the capture and emission coefficients[11]. The trap occupation probability  $p_2(t)$  can be described in the form of Eq (1),

$$p_2(t + \Delta t) = K_{12} \bullet \Delta t \bullet p_1(t) + (1 - K_{21} \bullet \Delta t)p_2(t)$$

$$\tag{1}$$

Since  $p_1(t) + p_2(t) = 1$ , the corresponding differential form of (1) can be rearranged as Eq (2),

$$\frac{dp_2(t)}{dt} = K_{12} \bullet (1 - p_2(t)) + K_{21} \bullet p_2(t).$$
<sup>(2)</sup>

According to the SRH theory, the transition rates are shown in Eq (3),

$$K_{12} = v_{th,n} \bullet \sigma_n \bullet n; \ K_{21} = v_{th,p} \bullet \sigma_p \bullet p \tag{3}$$

where  $v_{th,n/p}$  denotes the carrier thermal velocity and  $\sigma_{n/p}$  is the electron/hole capture cross-section.

#### B. Sub-Circuit Approach

To facilitate the use of the sub-circuit approach to calculate the number of occupied acceptor-traps  $N_{IA}^-$ , Eq (2) can be reformulated:

$$\frac{dN_{tA}^{-}(t)}{dt} = \frac{N_t - N_{tA}^{-}(t)}{\tau_c} - \frac{N_{tA}^{-}(t)}{\tau_e}$$
(4)

where  $N_t$  is the interface traps density with  $N_{tA} = p_2(t) \bullet N_t$ , and  $\tau_{c/e}$  is the capture/emission time constant, expressed as Eqs. (5) and (6).



Fig. 3. Capture and Emission time constant curves of shallow and deep energy level traps.



**Fig. 4.** (a) The scan voltage. Threshold voltage shift dynamic responding of (b) shallow traps with  $N_{t,shallow} = 3 \times 10^{12} cm^{-2}$ . (c) deep traps with  $N_{t,deep} = 3 \times 10^{11} cm^{-2}$ .

$$\tau_c = \frac{1}{K_{12}} = \tau_{c0} \bullet \exp\left(\frac{-V_g(t)}{n \bullet k \bullet T}\right)$$
(5)

$$\tau_e = \frac{1}{K_{21}} = \tau_{e0} \bullet \exp\left(\frac{V_g(t)}{n \bullet k \bullet T}\right)$$
(6)

The sub-circuit shown in Fig. 2(b) is built to solve the dynamic node voltage in SPICE simulator and the device threshold voltage is updated in the form of Eq. (7),

$$V_{th}(t) = V_{th0} + \Delta V_{th}(t) = V_{th0} + \frac{q \bullet N_{tA}^{-}(t)}{C_{ox}}$$
(7)

#### 4. Simulations and results

Since the carrier capture cross-section is related to the trap energy level, the time constant is found to depend on the gate voltage  $V_g$  and the



**Fig. 5.**  $\Delta V_{th}$  versus Vg for different scan rates of (a) shallow energy level traps ( $\Delta E_t = 0.1eV$ ), (b) deep energy level traps ( $\Delta E_t = 0.6eV$ ).

defect energy level  $E_t$  with Eqs (3–5).

#### A. Threshold Voltage Shift ( $\Delta V_{th}$ ) Simulation

In order to improve convergence and fitting accuracy, the time constant expressions are rationalized as the Eqs. (8) and (9), while parameters are extracted for shallow and deep energy level traps respectively.

$$\tau_c = A_1 \bullet \tanh(B_1 \bullet V_G + C_1) + D_1 \tag{8}$$

$$\tau_e = A_2 \bullet \exp(B_2 \bullet V_G + C_2) + D_2 \tag{9}$$

Fig. 3 shows the dependence of the time constant on the gate voltage for the shallow ( $\Delta E_t = 0.1 \text{ eV}$ ) and the deep ( $\Delta E_t = 0.6 \text{ eV}$ ) traps. The capture probability becomes larger when the trap energy level is bent below the Fermi level, creating a step-down trend in the capture time constant curve.

During the simulation, the scan voltage is a triangular wave (Fig. 4 (a)), while the effect of trap energy level on the threshold voltage shift is shown in Fig. 4(b-c) with  $N_t = 3 \times 10^{12} cm^{-2}$  and scan rate = 5 V/s, where the peak of the curve corresponds to the highest trap occupancy.

For shallow energy traps ( $\Delta E_t = 0.1 eV$ ), Fig. 5(a) reveals that as the scan rate decreases, the trap obtains sufficient time for capturing, resulting in the peak of the threshold voltage shift gradually increasing and shifting to the right. It is worth noting that Fig. 5(b) shows an overall upward shift in the threshold voltage shift curve for the deep traps, which is due to the earlier appearance of the step-down.

#### B. IGZO-TFT Static Current Model.

Current hysteresis can be modeled as a result of the dynamic response of the threshold voltage acting on a static current model. The credibility of the static current model is therefore a prerequisite for the accuracy of the dynamic hysteresis model, however, there is no standard model of static current for IGZO-TFT in the industry at present [12–14].



Fig. 6. Parameter extraction of the static current model with (a) experimental data, (b) Id-Vg curves and (c) Id-Vd curves.



**Fig. 7.** Model validation of the hysteresis characteristics of Id-Vg curves for different scan rates for (a–c) shallow energy level traps ( $\Delta E_t = 0.1eV$ ), (d-f) deep energy level traps ( $\Delta E_t = 0.6eV$ ).

In consideration of compatibility with trap kinetic behaviors, the threshold voltage-based IGZO-TFT current model [15] is used in this paper. The parameters (mobility, threshold voltage, subthreshold slope and off-state current) of this model have been extracted using the experiment data and TCAD data. Fig. 6(a) shows the agreement of transfer characteristic between the model and experiments. Fig. 6(b-c) show the agreement between the current model and the TCAD simulation results.

#### C. Current Hysteresis Simulation

By applying the dynamic response of the threshold voltage shift to the calibrated Vth-based IGZO-TFT current model, the current hysteresis characteristics of the IGZO-TFT can be obtained. Fig. 7(a-c) show the hysteresis curves of the transfer characteristics for an IGZO-TFT with W = 20um, L = 20um, N<sub>t.shallow</sub> =  $3 \times 10^{12} cm^{-2}$  and  $V_d = 1.1V$  at different scan rates. It can be found that the shallow energy level traps do not significantly change the subthreshold slope of the device during the scan, but the hysteresis width tends to increase and then decrease with decreasing scan rate. Fig. 7(d-f) show the dynamic hysteresis with  $N_{t,deep} = 3 \times 10^{11} cm^{-2}$  and reveal that the earlier appearance of the stepdown causes the transfer characteristic curve to shift to the right as the scan rate decreases during forward scanning for deep traps. In addition, the change in subthreshold slop caused by the shallow trap compared to the deep trap is negligible as its energy level is further away from the Fermi energy level, making it more difficult for carriers to be captured by them.

The scan rate dependence of the hysteresis width is quantified by using a fixed current method. For the curves in Fig. 7 the difference of the gate voltage corresponding to the forward and backward sweep at Ids = 1nA is obtained as hysteresis width for our dynamic model and TCAD numerical results (Fig. 8), where the ramp time indicates the time



Fig. 8. Dependence of hysteresis width on scan rate at different interface trap densities for (a) shallow energy level traps, (b) deep energy level traps.

required to increase by 0.25 mV.

#### 5. Conclusion

A dynamic current hysteresis model of IGZO-TFT is developed in this work. The trap dynamics described by the two-state trap model can be accurately solved by the sub-circuit method. Combined with the calibrated static current model, the dynamic model developed in this paper can well capture the effect of trap energy level and trap density on hysteresis width, while accurately reflecting the dependence of hysteresis width on scan rate. [13].

#### **Declaration of Competing Interest**

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

#### Data availability

Data will be made available on request.

#### Acknowledgements

This work is supported in part by the Natural Science Foundation of China (62074006), the Shenzhen Sci. and Tech. Project (20200827114656001) and (SGDX 20201103095610029), and in part by the 111 Project (B18001).

#### Y. Li et al.

#### Solid State Electronics 197 (2022) 108459

#### References

- Chaji R, Nathan A. Thin Film Transistor Circuits and Systems. Cambridge, U.K.: Cambridge Univ. Press; 2013.
- [2] Lee S, Jeon S, Chaji R, Nathan A. Transparent semiconducting oxide technology for touch free interactive flexible displays. Proc IEEE 2015;103(4):644–64.
- [3] Ye Z, Yuan Y, Xu H, Liu Y, Luo J, Wong M. Mechanism and origin of hysteresis in oxide thin-film transistor and its application on 3-d nonvolatile memory. IEEE Trans Electron Dev 2017;64(2):438–46.
- [4] Sun Y, Zhang L, Ahmed Z, et al. Characterization of interface trap dynamics responsible for hysteresis in organic thin-film transistors. Org Electron 2015;27: 192–6.
- [5] Lin HC, Hung CH, Chen WC, et al. Origin of hysteresis in current-voltage characteristics of polycrystalline silicon thin-film transistors. J Appl Phys 2009;105 (5):054502.
- [6] Chen Y, Tai Y, Chang C. Mechanism of hysteresis for a-IGZO TFT studied by changing the gate voltage waveform in measurement. IEEE Trans Electron Devices 2016;63(4):1565–71.
- [7] Hung CH, Wang SJ, Liu PY, et al. Improving the electrical and hysteresis performance of amorphous igzo thin-film transistors using co-sputtered zirconium silicon oxide gate dielectrics. Mater Sci Semicond Process 2017;67:84–91.

- [8] Awawdeh KM, Tejada JAJ, Varo PL, et al. Characterization of organic thin film transistors with hysteresis and contact effects. Org Electron 2013;14(12):3286–96.
- [9] Shockley W, Read WT. Statistics of the recombinations of holes and electrons. Phys Rev 1952;87(5):835–42.
- [10] T. Tsuchiya, "Interactions between interface traps in electron capture/emission processes: Deviation from charge pumping current based on the Shockley–Read–Hall theory", Appl. Phys. Exp., vol. 4, no. 9, 2011.
- [11] Grasser T. Stochastic charge trapping in oxides: from random telegraph noise to bias temperature instabilities. Microelectron Reliab 2012;52(1):39–70.
- [12] Guo J, Zhao Y, Yang G, et al. A new surface potential based compact model for independent dual gate a-IGZO TFT: Experimental verification and circuit demonstration[C]. IEEE International Electron Devices Meeting, 2020: 22.6. 1-22.6. 4.
- [13] Colalongo L. Compact model of amorphous InGaZnO thin-film transistors based on the symmetric quadrature of the accumulation charge. IEEE Electron Device Lett 2016;37(4):416–8.
- [14] Oodate Y, Tanimoto Y, Tanoue H, et al. Compact modeling of the transient carrier trap/detrap characteristics in polysilicon TFTs. IEEE Trans Electron Devices 2015; 62(3):862–8.
- [15] Shao L, Lei T, Huang TC, et al. Compact modeling of thin-film transistors for flexible hybrid IoT design. IEEE Des Test 2019;36(4):6–14.