Simulation of Statistical NBTI Degradation in 10nm Doped Channel pFinFETs

<u>F, Adamu-Lema</u>, V. Georgiev, *Member, IEEE*, and A. Asenov, *Fellow, IEEE* Device Modeling Group, University of Glasgow, Glasgow, G12 8LT, UK: <u>Fikru.adamu-lema@glasgow.ac.uk</u>

Abstract— In this paper, by means of simulations, we have studied the impact of Negative Bias Temperature Instability (NBTI) in bulk silicon FinFETs suitable to the 10nm CMOS technology generation. Different levels of channel doping are considered in controlling the threshold voltage and the leakage of the FinFETs for SoC applications. The interplay between the initial statistical variability introduced by random discrete dopants, line edge roughness and metal gate granularity and the statistical variability introduced by different level of trapped charges resulting from NBTI degradation is studied in details. Results related to the time dependent variability and the correlation of key transistor figures of merit are also presented.

Keywords—Atomistic doping; NBTI; FinFETs; statistical simulations; statistical variability; MOSFET FOMs correlations

I. INTRODUCTION

Performance limitations and increasing statistical variability [1][2] have prompted the end of bulk planar MOSFET scaling at 28/20nm CMOS technology generation [3]-[5]. FinFETs, with improved electrostatic integrity, that tolerate low channel doping, have been introduced by Intel at the 22nm CMOS technology generation [6] to sustain the benefits from increased power/performance with the continuation of CMOS scaling and to reduce the statistical variability. The rest of the industry follow suit at 14/16nm CMOS and now 10nm and 7nm FinFET CMOS are in production.

The low channel doping that FinFETs tolerate improves the performance due to reduced impurity scattering in the channel and steeper subthreshold slope (SS) [7][8] and could almost completely eliminate the random discrete dopant (RDD) induced variability in the threshold voltage (V_T) [9]. However, for System on Chip (SoC) design FinFETs with different V_T will be needed [10]. Gate work-function engineering via gate implantation or different metal spices can be used to deliver different V_T 's at low channel doping, but at 14/16nm and in some 10 nm CMOS implementation doping is used for tuning V_T [11].

Simultaneously Negative Bias Temperature (NBTI) related time dependent statistical variability has been highlighted as a critical issue at 45/40nm CMOS [12]. However, with the further scaling of the bulk CMOS technology the relative importance of the NBTI induced statistical variability has been reduced due to the increasingly dominate role of RDD induced statistical variability associated with the necessary increase in channel doping with scaling. However, the possibility to reduce the

This work was supported in part by the European Commission through the FP7 grant agreement 261868 MORDRED, and FP7 grant SUP

channel doping and the related variability in FinFETs brings back the concerns about the NBTI induced statistical variability [9].

In this paper we study and compare statistical NBTI effects associated with the trapping of individual discrete charges in bulk FinFETs designed to meet the requirements of the 10nm CMOS technology generation. Transistors with various level of channel doping, needed to control the V_T and leakage for different aspects of SoC applications, are investigated.

II. DEVICE DESIGN AND SIMULATION METHODOLOGY

The 'template' p-channel FinFET adopted in this study is representative for 10nm technology generation bulk FinFETs introduced by major foundries in 2017 and are close to the FinFETs introduced by Intel in their 14nm CMOS offering [13]. The gate pitch is 64nm, the fin pitch is 40nm, the channel length is 28nm, the spacer is 8nm thick, fin height is 44nm and fin width is 8nm. The device design was initially targeted for high performance applications with leakage current (*I*_{OFF}) of 100nA/µm using low channel doping of 10^{17} cm⁻³ and work function (WF) engineering. Then the channel doping of 2×10^{18} cm⁻³ and 4.5×10^{18} cm⁻³ has been introduced to shift V_T and to reduce *I*_{OFF} to 10nA/µm and 1nA/µm respectively. Detailed description of the FinFET template can be found in [14]

To predict accurately the transistor performance, full band (FB) Ensemble Monte Carlo (EMC) simulations are carried out using the EMC module of GARAND [15]. In order to study the statistical variability and reliability effects, drift diffusion (DD) simulations using the DD module of GARAND were calibrated to the results of the EMC simulations.

The resolution of the individual discrete dopants in the random discrete dopants (RDD) simulations employs fine meshing in conjunction with density gradient quantum corrections. This prevents artificial charge trapping in the sharply resolved Coulomb wells of the ionized dopants and avoids acute mesh-spacing sensitivity [16]. Line edge roughness (LER) is modeled based on the assumption that it follows a Gaussian autocorrelation function [17] with three times root-mean-square (Δ) deviation of the gate edge position of LER=3 Δ =2 nm and a correlation length Λ =30 nm. Identical LER parameters are used to model both gate edge roughness (GER) and fin edge roughness (FER). The modeling of metal

978-1-7281-0940-4/19/\$31.00 © 2019 IEEE

ERTHEME (grant no.318458)

gate granularity (MGG) assumes a TiN metal gate with two major grain orientations leading to a WF difference of 0.2 V, with a probability of 0.4/0.6 for the lower/higher WF respectively, and an average grain diameter of 5 nm [18].

Five levels of NBTI degradation corresponding to trapped charge densities ranging from $N_T = 1.0 \times 10^{11}$ cm⁻² to N_T =2.0×10¹² cm⁻² are considered. The random trapped charges are introduced at the channel/gate dielectric interface using the methodology described in [19] resulting in random numbers and positions of traps in each individual transistor. The low drain bias statistical current voltage characteristics the highly doped channel FinFETs with 4.5×10¹⁸ cm⁻³ are illustrated in Fig. 1 as fresh devices (a) and after NBTI degradation (b) resulting in average trapped charge density of 2×10^{12} cm⁻². We would like to make some observations based on Fig.1 before proceeding with the detailed analysis of the simulation results at various degradation conditions in the next section. It is clear that the virgin low channel doping FinFET has lower statistical variability compered to virgin high channel doping FinFET. Simultaneously the same level of NBTI degradation resulted in significant increase in the variability in the low channel doping FinFET and much smaller increase of the variability in the high channel doping FinFET.

It has been shown previously that the continuous doping TCAD simulations differ from the average of the atomistic simulations yielding progressively erroneous results in the subthreshold with the reduction of transistor dimensions [20]. The problems in the case of FinFET simulations increase with the increase of the channel doping. Here we investigate to what extent the discrepancy between the continuous doping and the average 'atomistic' simulation is exacerbated with the increase in the average trapped charge density. First we investigate the V_T lowering properties of these devices.

Fig. 2 illustrates the continuously doped device, average and median V_T dependences on the average trapped charge at low channel doping of 10¹⁷cm⁻³ and at the highest 4.5×10¹⁸cm⁻³. Cleary the increase of the channel doping results in higher threshold voltage lowering particularly at high drain bias. Simultaneously the increase of the average trapped charge density contributes to a relatively small increase in threshold voltage lowering at both channel-doping concentrations. To study further this effect, we present in Fig. 3 uniform, average and median threshold voltage shift dependence on the average trapped charge at low channel doping of 10¹⁷ cm⁻². There is a clear lowering in the threshold voltage shift (ΔV_T) which is



Fig. 1: Statistical Id-Vg of the highly doped FinFET without trap (a), and when interface traps of $N_T = 2 \times 10^{12} cm^2$ are considered in the simulation (b).

more pronounced at low drain and can reach more than 5 mV at $N_T = 2 \times 10^{12}$ cm⁻². This newly reported ΔV_T -lowering phenomena reduces the average threshold voltage shift associated with charge trapping compared to the results from uniform simulation.



Fig. 3: Uniform, average and median $\Delta V_T d$ dependence on N_T at N_D=1×10¹⁷ cm⁻³ (a) N_D=4.5×101⁸ cm⁻³ (b)



Fig. 4: Uniform, average and median gate leakage dependence on N_T N_D=1×10¹⁷ cm⁻³ and N_D=4.5×101⁸ cm⁻³.

Figure 4 illustrates the dependence of the uniform, average and median leakage current on the average trapped charge density at low (10^{17} cm⁻³) and high (4.5×10^{18} cm⁻³) channel doping. We notice that the percentage discrepancy between the uniform and the average leakage current increase with the increase trapped charge. The effect is stronger at high drain bias and at channel doping of 10^{17} cm⁻³. The discrepancy increases from 100% to 130% when the trapped charge increases from zero to 2×10^{12} cm⁻². At channel doping of 4.5×10^{18} cm⁻³ the discrepancy increases from 300% to 380% when the trapped charge increases from zero to 2×10^{12} cm⁻².

It is well understood that the statistical DD simulation accurately captures the statistical variability in the subthreshold region but can underestimate the on state variability, particularly associate with transport variation due to scattering with random discrete dopants and trapped charges [21]. Simultaneously the average on current is lowered due to certain amount of charge trapping in the Coulomb well of individual dopants, even after the introduction of density gradient quantum corrections [16]. Therefore, in the next section we analyze in great details the statistical variability in the subthreshold region.

III. RESULTS AND DISCUSSION

A. Threshold Voltage Variability

In the simulations we have considered two scenarios for the initial statistical variability of the FinFETs. In the first scenario, combined sources of variability, RDD, GER, FER and MGG are considered. In the second scenario we assume that sidewall deposition definition is used for the fin, which results in correlated FER with little impact on statistical variability, and therefore only RDD, GER and MGG are taken into account. The resulting threshold voltage distributions at low drain bias and at different levels of doping and different degrees of degradation are presented in Fig. 5. The corresponding values of the σV_T are plotted as a function of the channel doping concentration in Fig. 6.



Fig. 5: V_T distribution for two cases of SV at V_D =-50 mV. Figures in the left column are for all variability sources while in the right column FER is excluded assuming sidewall Fin definition.



Fig. 6 Dependence of the standard deviation of the threshold voltage on the areal density of the trapped charge showing all sources of SV without FER (a) and with (b)

From the visual inspection of Fig. 5 and Fig. 6 it is clear that the trapping of discrete charges in the progressive NBTI degradation result not only in average threshold voltage shift, but also in increase of the statistical variability captured by σV_T . The NBTI induced increase of σV_T at a particular stage of degradation, determined by the areal density of the trapped charge depends on the level of variability in the fresh FinFETs. The impact of the degradation is stronger in the FinFETs with low channel doping and more pronounced in the case without FER at low drain bias conditions. In this case trapped charge of 2.0×10^{12} cm⁻² increases σV_T from 17.8 mV in the fresh transistors to 22.2 mV in the degraded one, which is approximately 25% increase.

At high channel doping of 4.5×10^{18} cm⁻³ and all sources of variability present the increase of σV_T is from 28.6 mV to 31.5 mV, which is approximately 10% increase. Also at high drain bias the initial variability is higher due to the LER induced effects and the relative impact of the trapped charge is smaller in all cases. It is clear that the virgin low-doped FinFETs, particularly in the absence of FER variability offer almost 60% improvement in σV_T compared to the highly doped FinFETs. However, this improvement is reduced to 40% after heavy degradation.

B. Subthrehold Figures of Merit Variability

It is also interesting to investigate the impact of the degradation on other important transistor figures of merit like the drain induced barrier lowering (DIBL), SS and IOFF. Fig. 7 illustrated the trapped charge density dependence of the DIBL (a) and SS (b) of the lightly doped $(10^{17} \text{ cm}^{-3})$ and the heavily doped $(4.5 \times 10^{18} \text{ cm}^{-3})$ FinFETs in the presence of RDD, FER, GER and MGG. The DIBL distribution strongly departs from a normal distribution, which should be represented by a straight line in Fig. 7 (a). It is clear that the charge trapping has a very little impact on the DIBL distribution. However, it should be noted that both in the low add high doped FinFETs the DIBL distribution is very broad, ranging from 30 to 180 mV/V and that the addition of channel doping does not improve DIBL. The SS distribution is also strongly non-Gaussian and has significant upper tail in the case of the heavily doped FinFETs, which are also strongly affected by the charge trapping. The high drain bias trapped charge density dependence of the IOFF is illustrated in Fig. 8 for the lightly doped and the heavily doped FinFETs in the presence of RDD, FER, GER and MGG. Please note that the simulations do not include band-to-band tunneling.



Fig. 7: N_T dependance of the DIBL (a) and SS (b) with $N_D = 1 \times 10^{17}$ cm³ and $N_D = 4.5 \times 10^{18}$ cm⁻³



Fig. 8: N_T dependance dependence of the I_{OFF} for $N_D = 1 \times 10^{17}$ cm⁻³ (a) and $N_D = 4.5 \times 10^{18}$ cm⁻³ FinFETs.



Fig. 9: Fractional ΔV_T as a function of the number of trapped charges at different levels of degradation. The left column is with all relevant variability sources including RDD, GER, FER and MGG (a) and where FER has been excluded by assuming sidewall Fin definition (b). The dashed line represents an ideal capacitance (C_{1D}) from a planar capacitance and the 'effective' capacitance (C_{3D}) derived from the slope of the average curve.

As expected, the progressive charge trapping reduces the average leakage due to the corresponding average increase of the threshold voltage but increases the leakage voltage spread. Analogous to the spread in the V_T the spread in the leakage current increases faster with trapping in the lightly doped channel FinFET.



Fig. 10: 3D distribution of hole concentration of two extreme transistors in the tail of the distribution. The left images are for $N_D=1.0\times10^{17}$ cm⁻³ with $\Delta V_T=71.9$ mV. The right images are for $N_D=8.5\times10^{18}$ cm⁻³ with $\Delta V_T=69.5$ mV.

IV. CONCLUSIONS

The trapping of discrete charges as a result of a progressive NBTI degradation in the investigated 10 nm CMOS technology FinFETs results not only in average ΔV_T , but also in increase of

the statistical variability captured by σV_T and by other important transistor figures of merit. The NBTI induced increase of σV_T at a particular stage of degradation is dominated by the areal density of the trapped charge and depends also on the level variability in the fresh FinFETs. It is higher in the FinFETs with low channel doping and more pronounced in the case without FER at low drain bias conditions. The progressive charge trapping also results in a progressive increase in the discrepancy between the continuous doping and the average results of the 'atomistic' simulations. The charge trapping also results in a decorrelation between the key transistor FOM, particularly in the case of low virgin variability associated at low channel doping and in the absence of FER.

REFERENCES

- [1] Dimitri A. Antoniadis and Ali Khakifirooz, in IEDM, 2008, pp.1-4.
- [2] X. Wang, A.R. Brown, N. Idris, S. Markov, G. Roy and A. Asenov, *IEEE Transactions on Electron Devices*, Vol. 58, No. 8, pp. 2293–2301, Aug. 2011.
- [3] H. Fukutome, et al., in IEDM Tech. Dig., 2012. pp.3.5.1-3.5.4.
- [4] X. Wang, G. Roy, O. Saxod, A. Bajolet, A. Juge and A. Asenov, *IEEE Electron Device Letters*, Vol.33 No.5, pp.643-645, May 2012.
- [5] X. Wang, F. Adamu-Lema, B. Cheng and A. Asenov, *IEEE Trans. Electron Devices*, Vol. 60, No. 5, pp. 1547–1554, May 2013.
- [6] C. Auth, et al., in VLSI Tech. Sym., 2012, pp.131-132C.
- [7] L. Alexander, G. Roy and A. Asenov. *IEEE Trans. Electron Devices*, Vol. 55, No. 11, pp. 3251–3258, Nov. 2008.
- [8] M. Bohr, in in Proc. IEDM, 2011, pp.1.1.1-1.1.4.
- [9] X. Wang, A.R. Brown, B. Cheng, and A. Asenov, in *Proc. IEDM*, 2011, pp.5.4.1-5.4.4.
- [10] C.-J. Han, et al., in Proc. IEDM, 2012, pp.3.1.1-3.1.4.
- [11] A. Veloso, et al., Japanese Journal of Applied Physics, vol. 52, p. 04CA02-1, 2013.
- [12] A. R. Brown, V. Huard and A. Asenov, *IEEE Transactions on Electron Devices*, Vol. 57, No. 9, pp. 2320–2323, 2010.
- [13] S. Natarajan, et al., in IEDM 15-17 Dec. 2014
- [14] L. Shifren, R. Aitken, et al., *IEEE Transactions on Electron Devices* Volume: 61, July 2014
- [15] Garand, https://www.synopsys.com
- [16] G. Roy, A. R. Brown, F. A-Lema, S. Roy, and A. Asenov, *IEEE Trans. Elec. Devices.*, Vol.53, no.12, 2006, pp.3063-3070.
- [17] A. Asenov, S. Kaya, and A. R. Brown, *IEEE Trans. Elec. Dev.*, vol.50 no.5, pp.1254-1260, 2003.
- [18] A. R. Brown, N. M. Idris, J. R. Watling and A. Asenov, *IEEE Electron Device Letters*, Vol. 31, No. 11, pp. 1199–1201, Nov. 2010.
- [19] A. R. Brown, V. Huard and A. Asenov, *IEEE Transactions on Electron Devices*, Vol. 57, No. 9, pp. 2320–2323, 2010.
- [20] A. Asenov, F. Adamu-Lema, X. Wang and S. M. Amoroso, *IEEE Transactions on Electron Devices*, Vol. 61, No. 8, pp. 2745–2751, 2014.
- [21] C. L. Alexander, G. Roy and A. Asenov, *IEEE Trans. Electron Devices*, Vol. 55, No. 11, pp. 3251–3258, Nov. 2008.
- [22] X. Wang, et al., in Proc. IEEE Silicon Nanoelectronics Workshop, 2012, pp. 77–78.
- [23] X. Wang, et al., in Proc. SISPAD, 2012, pp. 296-299.
- [24] S. M. Amoroso, et al., Electron Device Letters, Vol. PP, No. 99, pp. 1–3, Apr. 2013.
- [25] F. Adamu-Lema, et al., IEEE Trans. Electron Devices, Vol. 60, No. 2, pp. 833–839, Feb. 201