

Efficient Coupled-mode space based Non-Equilibrium Green's Function Approach for Modeling Quantum Transport and Variability in Vertically Stacked SiNW FETs

V. Thirunavukkarasu^{*1}, H. Carrillo-Nunez¹, F. D. Alema¹, S. Berrada¹, O. Badami¹, C. Medina-Bailón¹, T. Datta¹, J. Lee¹, Y. Guen², V. Georgiev¹ and A. Asenov¹

¹School of Engineering, University of Glasgow, Glasgow G12 8LT, Scotland, UK.

²Department of Electrical Engineering, Xian Chiao Tung University, People Republic of China.
e-mail* nanodhasan@gmail.com

Abstract— In this paper we present state of the art coupled-mode space based Non-Equilibrium Green Function approach for modeling quantum transport accurately in the vertically stacked Silicon nanowire (SiNW) FETs. Random discrete dopants (RDD) and metal grain granularity (MGG) induced variability in stacked SiNW FETs are also investigated. Furthermore, charge spectrum, current spectrum w.r.t. sub bands and the space-resolved Local Density of States (LDOS) corresponding to the location of band edge are analyzed in detail. The newly developed flexible and computationally efficient models implemented in quantum transport simulation tool NESS provides valuable insights on the effect of RDD and MGG variability on Sub-Threshold Swing (SS), Threshold Voltage (V_{TH}) shift, On/Off Current (I_{ON}/I_{OFF}) ratio and quantum confined charge transport mechanism.

I. INTRODUCTION

As CMOS technology advances, logic devices are aggressively scaled [1]. It is very crucial to develop accurate models to investigate the ultra-scaled nano devices as the quantum charge transport is highly influenced by the strong confinement effects in quantum regime [2-4]. Stacked Gate All Around (GAA) transistors promises better gate electrostatics and high performance in sub 7nm advanced technology nodes [5-7]. To investigate short channel effects, quantum charge confinement, ballistic and diffusive transport, tunneling and variability induced effects accurately advanced tools with quantum NEGF approach is a must. In this work, we demonstrated quantum simulation tool NESS (*i*) capability to handle complex device structures and sophisticated geometries; (*ii*) extract and investigate the quantum transport with electron-phonon interactions and (*iii*) use the fully 3D self-consistent couple-mode space NEGF formalism to model the impact of the process induced variation such as MGG or RDD using statistical ensembles of 100 devices. The impact of phonon scattering on the performance of staked-nanowire FETs is also investigated. Details on the simulation procedure is given below.




Fig. 1 Device structure of simulated Vertically Stacked Gate-All-Around Transistor with three 3 x 3nm stacked Channels. Inset shows the doping concentration used in the simulation.

II. SIMULATION METHODOLOGY

Assuming steady-state conditions, quantum transport is described by means of the Non-Equilibrium Green's Function (NEGF) formalism within the coupled mode-space representation [8][9], as implemented in the quantum transport simulator NESS [10] from the University of Glasgow. The NEGF solver is based on the effective-mass approximation and is self-consistently coupled with Poisson's equation. Both acoustic and optical phonon scattering are tackled within the self-consistent Born approximation (SCBA) [11]. Using the latter, the electron-phonon interactions are incorporated in the NEGF formalism through self-energies in terms of the retarded/lesser/greater-than Green's function $\Sigma^{R/A/G} = M_{ep} G^{R/A/G}$, where M_{ep} is the electron-phonon coupling strength. Exact expression of the electron-phonon self-energies can be found in Refs. [12] [13]. In practice, both NEGF approach and SCBA are solved self-consistently using a recursive algorithm [11] until the criteria of convergence for both electron and current densities are reached.

We examined the quantum charge transport properties in stacked GAA transistors with three stacked GAA 3x3 channels as shown in Fig. 1 and compared the transfer characteristics of statistical simulations for 100 samples with (*i*) only RDD, (*ii*) only MGG and (*iii*) both RDD and MGG variability sources. Dopants in the source and drain regions are randomly chosen from a Poisson distribution, placing them by means of a probability rejection technique. The mean is determined by the

doping concentration multiplied by the volume of the RDD region. Regarding MGG, the grains in the metal gate region are generated by using the Voronoi algorithm [14]. The work-function for each grain can be either 4.4 or 4.6 eV with the probability of 40% or 60% based on previous experimental results [15]. It was reported that, as the grain size increases, the more significant variability is observed, meaning that the small average grain size causes less variability [14]. Therefore, the average grain size of 3.0 nm used in this paper is small enough to expect a relatively less MGG-induced variability. The aforementioned models and an efficient NEGF recursive algorithms are implemented in NESS to the compute physical quantities like carrier density and current. Our main findings are summarized as follows.

III. RESULTS AND DISCUSSIONS

Fig. 2 compares the ballistic and scattering current at low bias $V_{DS} = 0.05V$ with and without RDD+MGG for a 3x3 nanowire GAA device. The impact of scattering with RDD+MGG is not very significant. Hence to reduce computational cost, for 3x3 stacked nanowire statistical simulation of 100 devices ballistic simulations are considered. Fig. 3 shows the transfer characteristics (I_d - V_g) of the 100 three-channels stacked 3x3nm nanowire devices. I_d obtained is normalized by the effective width of the three stacked 3x3nm nanowires.




Fig. 2 I_d - V_g Transfer Characteristics of 3x3 square nanowire devices in ballistic and considering phonon scattering with and without RDD+MGG. Impact of scattering is less severe in extremely-scaled NW GAA devices. V_{DS} of 0.05V is applied.




Fig. 3 I_d - V_g Transfer Characteristics of statistical ensemble of 100 devices with only RDD, only MGG and both RDD+MGG. Median is highlighted as a line with red circles. V_{DS} of 0.6V is applied.

The devices are simulated in three different setups. Devices with only RDD, only MGG and both RDD+MGG are considered. RDD has less impact on I_{on} current. Clearly the RDD is less significant compared to huge variability due to MGG which is evident from the transfer characteristics at $V_{DS} = 0.6V$. The mean values of the drain current obtained is indicated in red.




Fig. 4 Illustration of simulated Stacked Gate-All-Around Transistor with MGG and RDD+MGG along three 3 x 3nm stacked Channels. Space-resolved LDOS and Current Spectrum shows the impact of RDD and MGG on quantum-confined charge transport in sub bands.




Fig. 5 Electron Density distribution in Stacked SiNW GAA without and with RDD. Random Dopants impacts the charge distribution.

Fig. 4 illustrates the MGG and RDD+MGG devices simulated. The current spectrum clearly indicates the impact of RDD in S/D region and MGG generated in the device along the transport direction. LDOS corresponding to the local band edge shows effect of potential barrier w.r.t. applied gate voltage. The space-resolved local density of state (LDOS) exhibits strong correlation between different electron densities which is shown in Fig. 5 for a device without RDD and with RDD. The impact of random dopants on the band edges can be seen. The V_{th} , I_{on} , I_{off} probability distributions for the MGG, RDD and both RDD+MGG devices are shown in Fig. 6. The best-fit Gaussian function curve is indicated in the probability distribution plot. For devices with only RDD a standard deviation of 0.00136V,

V_{th} and SS determines the performance of the stacked nanowire. Hence it is important to understand the impact metal grain granularity in stacked nanowire transistors to circumvents the performance degradation due to MGG.

IV. CONCLUSION

We examined the quantum charge transport in stacked GAA transistors and compared the transfer characteristics from RDD and MGG induced statistical variability in Stacked SiNW GAAFETs. The insights from the current spectrum and LDOS results sheds light on electron density and quantum transport which will help us to design ultra-scaled stacked GAA CMOS FETs for high performance logic devices in advanced nodes.




Fig. 6 Threshold Voltage (V_{th}), On current (I_{on}), Off current (I_{off}) probability density distribution for three different variability samples along with best-fit Gaussian curve in black dotted-line.




Fig. 7 Threshold Voltage (V_{th}) versus Subthreshold swing (SS), On current (I_{on}) and Off current (I_{off}). RDD has significant impact on I_{on} . Devices with both RDD+MGG exhibit large variation in I_{off} and SS.

$3.77E^{-14}$ A/ μm , $2.60E^{-5}$ A/ μm and 0.42mV/dec. are observed in V_{th} , I_{off} , I_{on} and SS respectively. In RDD+MGG devices a standard deviation of 0.02015V, $6.78E^{-14}$ A/ μm , $2.79E^{-5}$ A/ μm is observed in threshold voltage (V_{th}), Off current (I_{off}), on current (I_{on}) and subthreshold swing (SS) respectively. Fig. 7 shows the scatter plot of SS, I_{on} and I_{off} variation w.r.t. threshold voltage V_{th} . SS can be fine-tuned by modulating the V_{th} further more. For RDD only devices SS_{max} of 64.5 mV/dec. and SS_{mean} of 62.36mV/dec. and for RDD+MGG devices SS_{max} of 70.94mV/dec. and SS_{mean} of 63.60mV/dec. is observed. The correlation between

REFERENCES

- [1] C. Hu, "Device Challenges and Opportunities," in VLSI Symp. Tech. Dig., pp. 4-5, Jun. 2004. doi: 10.1109/VLSIT.2004.1345359
- [2] S. Migita, Y. Morita, M. Masahara, H. Ota, "Fabrication and Demonstration of 3-nm-Channel-Length Junctionless Field-Effect Transistors on Silicon-on-Insulator Substrates Using Anisotropic Wet Etching and Lateral Diffusion of Dopants "in Jpn. J. Appl. Phys., 52 pp.04CA01-01 - 04CA01-5, Feb. 2013. doi: 10.7567/JJAP.52.04CA01
- [3] V. Thirunavukkarasu, Y. R. Jhan, Y. B. Liu, E. D. Kurniawan, Y. R. Lin, S. Y. Yang, C. H. Cheng, Y. C. Wu, "Gate-all-around junctionless silicon transistors with atomically thin nanosheet channel (0.65 nm) and record sub-threshold slope (43 mV/dec)" in Applied Physics Letters, vol. 110, no.3, pp. 032101-1 - 032101-5, Jan. 2017. doi: 10.1063/1.4974255
- [4] M. Brandbyge, J. L. Mozos, P. Ordejón, J. Taylor, and K. Stokbro, "Density-functional method for nonequilibrium electron transport" *Phys. Rev. B* 65, 165401, March 2002, doi: 10.1103/PhysRevB.65.16540.
- [5] C. H. Yu, Y. S. Wu, V. P. H. Hu and P. Su, "Impact of Quantum Confinement on Backgate-Bias Modulated Threshold-Voltage and Subthreshold Characteristics for Ultra-Thin-Body GeOI MOSFETs," in IEEE Transactions on Electron Devices, vol. 59, no. 7, pp. 1851-1855, July 2012. doi: 10.1109/TED.2012.2194499
- [6] X. Jiang, S. Guo, R. Wang, X. Wang, B. Cheng, A. Asenov, and R. Huang, "A device-level characterization approach to quantify the impacts of different random variation sources in FinFET technology," IEEE Electron Device Lett., vol. 37, no. 8, pp. 962–965, Aug. 2016, doi: 10.1109/LED.2016.2581878
- [7] M. Rau, E. Caruso, D. Lizzit, P. Palestri, D. Esseni, A. Schenk, L. Selmi, and M. Luisier, "Performance projection of III-V ultra-thin-body, FinFET and nanowire MOSFETs for two next-generation technology nodes," in IEDM Tech. Dig., Dec. 2016, pp. 30.6.1–30.6.4, doi: 10.1109/IEDM. 2016.7838515.
- [8] D. Ferry and C. Jacobini, "Quantum transport in semiconductors", Springer Science, 1992.
- [9] L.S.D. Esseni and P. Palestri, "Nanoscale MOS transistors: Semi-classical transport and applications", Cambridge University Press, 2011.
- [10] S. Berrada, H. Carrillo-Nunez, Tapas Dutta, Meng Duan, Fikru Adamu-Lema, Jehyun Lee, Vihar Georgiev, Cristina Medina-Bailon, Asen Asenov, "NESS: new flexible Nano-Electronic Simulation Software," 2018 *International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)*, Austin, TX, 2018, pp. 22-25. doi: 10.1109/SISPAD.2018.8551701
- [11] A. Svizhenko and M. P. Anantram, IEEE Trans. Electron Devices 50, 1459 (2003).
- [12] H. Carrillo-Nuñez, M. Bescond, N. Cavassilas, E. Dib, and M. Lannoo, J. Appl. Phys. **116**, 164505 (2014) ; <https://doi.org/10.1063/1.4898863>
- [13] C. Jacoboni and L. Reggiani, Rev. Mod. Phys. 55, 645 (1983).
- [14] X. Wang, A. R. Brown, N. Idris, S. Markov, G. Roy, and A. Asenov, Statistical Threshold-Voltage Variability in Scaled Decanometer Bulk HKMG MOSFETs: A Full-Scale 3-D Simulation Scaling Study. *IEEE Trans. Electron Devices* **2011**, 58, 2293–2301
- [15] H. Dadgour, K. Endo, V. De, and K. Banerjee, Modeling and analysis of grain-orientation effects in emerging metal-gate devices and implications for SRAM reliability. In Proceedings of the 2008 IEEE International Electron Devices Meeting, San Francisco, CA, USA, 15–17 December 2008; pp. 1–4.