# TCAD Framework to Estimate the NBTI Degradation in FinFET and GAA NSFET Under Mechanical Strain

Ravi Tiwari<sup>1</sup>, Narendra Parihar<sup>1</sup>, Karansingh Thakor<sup>1</sup>, Hiu-Yung Wong<sup>2</sup>, and Souvik Mahapatra<sup>1</sup> <sup>1</sup>Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai 400076, India <sup>2</sup>San Jose State University, San Jose, CA 95192, USA \*Phone: +91-222-572-0408, Email: souvik@ee.iitb.ac.in

Abstract--A physics-based TCAD framework is used to estimate the interface trap generation ( $\Delta N_{IT}$ ) during Negative Bias Temperature Instability (NBTI) stress in Pchannel FinFET and Gate All Around (GAA) Nano-Sheet (NS) FET. The impact of mechanical strain due to channel length scaling (L<sub>CH</sub>) on  $\Delta N_{IT}$  generation is estimated. The bandstructure calculations are used to explain the impact of mechanical strain on  $\Delta N_{IT}$  generation.

*Keywords*—NBTI, RD model, GAA-NSFET, FinFETs, mechanical strain, RD model, L<sub>CH</sub> scaling.

## I. INTROUCTION AND BACKGROUND

The NBTI continues to remain a critical reliability issue in Pchannel FinFETs [1,2] and GAA NSFETs [3]. It results in buildup of positive charges in the gate insulator which shift various device parameters over time and hampers the longtime operation of devices and circuits. Therefore, the accurate modeling of NBTI degradation is necessary for reliable operation of devices and circuits at advanced technology nodes. Although the physical mechanism of NBTI is debated [4], a framework explained in [5] has been used to predict the DC and AC stress and recovery kinetics in various technologies such as Si and Si capped SiGe planar, Si and SiGe FinFET and FDSOI, and Si SOI FinFET having HKMG gate stacks [5]-[11]. The framework uses uncorrelated contributions from interface ( $\Delta V_{\text{IT}}$ ) and bulk ( $\Delta V_{\text{OT}}$ ) trap generation and trapping of holes ( $\Delta V_{\text{HT}}$ ) in pre-existing traps.

The framework of [5] uses Reaction-Diffusion Model (RD Model) to calculate trap density ( $\Delta N_{IT}$ ) at channel/interlayer (IL) and IL /High-K interfaces, Transient Trap Occupancy Model (TTOM) to calculate their charge occupancy and contribution to  $\Delta V_{IT}$ , and analytical models to model the  $\Delta V_{HT}$  and  $\Delta V_{OT}$  time kinetics. Analyses of multiple technologies [5]-[11] have established that although the overall  $\Delta V_{T}$  at shorter stress time is due to the multiple subcomponents,  $\Delta V_{IT}$  dominates end of life (EOL)  $\Delta V_{T}$  at lower bias use conditions.

Recently, RD model with proper physics has been implemented in Sentaurus Device using the Multi-State-Configuration (MSC) framework and Capture-Emission Depassivation (CED) model for inversion hole and IL field assisted breaking of interfacial Si-H bonds [12]-[14]. Figure 1 shows the schematic of MSC hydrogen transport model. In this model, hydrogen (H) passivated bonds (X–H) at the channel/gate insulator interface get broken, which create defects (X–) and H atoms during the stress phase. These H atoms diffuse in the gate insulator bulk and react with other H passivated bonds (Y–H), which result in additional defects (Y-) and H<sub>2</sub> molecules, which diffuse away in the gate stack layers. Note that, all the bulk insulator defects are assigned to IL/High-K interface for analysis. During recovery, the diffused H<sub>2</sub> reach out and react with Y- defects and create Y-H bonds and H atoms. These H atoms further react (re-passivation) with X-defects and form X-H bonds. With proper capacitance ratio, trap contribution from both the interfaces is used to compute  $\Delta N_{IT}$  CED model is used for inversion hole (hole density p<sub>H</sub>) and IL field (Eox) assisted breaking of interfacial Si-H bonds as shown in Fig.2 [12]-[14]. In the presence of oxide electric field (Eox), inversion layer hole tunnel to X-H polarized bonds, get captured and broken due to thermal dissociation (activation  $E_{AKF1}$ ). The framework calculates reactions at channel/IL and IL/High-K interfaces and diffusion of H and H<sub>2</sub>.

The RDM framework has been successfully validated against the measured  $\Delta N_{IT}$  time kinetics in Si and SiGe channel FinFETs [12]-[13]. The model can accurately predict the stress and recovery time kinetics for different  $V_{GSTR}$  and T using only four process dependent parameters: Pre-factor for Si-H bond dissociation (K<sub>FIT</sub>), Activation energy (E<sub>AKF</sub>), Tunneling parameter ( $\Gamma_0$ ), and bond polarization factor ( $\alpha$ ).

## II. SCOPE OF THIS WORK AND EXPERIMENTAL DETAILS

Figure 3 shows the schematic of the simulation framework used to calculate the  $\Delta N_{IT}$  time kinetics in FinFET and NS-FET devices. The Sentaurus Process [15] is used to generate FinFET and NSFET structures with a process flow that is consistent with actual practice including the epitaxial SiGe Source-Drain, whose volume decides the stress distribution in the fin and the three nano-sheets [16-17], as shown in Fig. 4. The structure uses a metal backend for H<sub>2</sub> diffusion. Note that unlike Sentaurus Structure Editor, the Sentaurus Process rightly consider the process induced strain in the channel due to variation in  $L_{CH}$ . The Bandstructure calculations [18] by the tight binding method are used to determine the impact of mechanical strain on the tunneling effective mass (m<sub>T</sub>) and valence band offset  $(\phi_B)$  which in turn affect the parameter  $K_{F10}$  and  $\Gamma_0$  (Fig.2 of reference [14]). Table-1 shows the dimensional description of the devices used in this work. The RDM is used to calculate generation and passivation of  $\Delta N_{IT}$ at channel/ IL and IL/High-K interfaces in FinFET and GAA NSFET for different L<sub>CH</sub>.

### **III. EVALUATION OF STRAIN IMPACT**

Figure 5 shows the 3D isometric view of Source/Drain SiGe epi induced stress distribution along the channel direction ([110]) in FinFET and NSFET for a fixed channel length of 14nm. Figure 7 shows the 1D cut of the stress profile along the channel direction (Stress-ZZ) for FinFET and NSFET. Note that SiGe epi dominantly impacts the top part of the Fin in FinFET (Fig.7(a)) and top sheet in case of NSFET (Fig.7(b)). The 1D cut of the stress distribution in all the three directions of FinFET and NSFET is shown in Fig. 6. The stress magnitude in the other two directions (Stress-XX and Stress-YY) is negligible in both FinFET and NSFET. Figure 8 shows the  $L_{CH}$  dependence of integrated stress along the channel direction for FinFET and NSFET. The integrated stress in the FinFET is higher than the average of the integrated stress in all sheets of NSFET for different  $L_{CH}$ , and it increases with a decrease in  $L_{CH}$ .

The impact of uniaxial compressive stress (UCS) on the valence bandstructure of (110) and (100) oriented Si surface is shown n Fig. 9. The impact of channel stress on  $m_T$  and  $\phi_B$  is different in FinFET and NSFET due to different conducting surface domination; (110) in FinFET and (100) in the case of NSFET. The relative increase in  $m_T$  is higher for FinFET compared to NSFET (Fig.10) while relative change in  $\phi_B$  is smaller for both FinFET and NSFET (Fig. 11). Figure 12 shows the impact of increase in strain (or decrease in  $L_{CH}$ ) on the K<sub>F10</sub> and  $\Gamma_0$ . With increases in strain (or decreases in  $L_{CH}$ ), the K<sub>F10</sub> reduces and  $\Gamma_0$  increases. The reduction in K<sub>F10</sub> and increase in  $\Gamma_0$  are higher for FinFET compared to NSFET (Fig.11).

### IV. MSC (DEVICE) SIMULATION

For device simulations, both FinFET and NSFET are calibrated for the same I<sub>OFF</sub> current by changing the metal work function. The MSC simulations are then performed for different V<sub>GSTR</sub> and for different L<sub>CH</sub> in both the architectures. Both the FinFET and NSFET show similar time kinetics and longtime power-law time dependence, as shown in Fig.13. Figure 14 compares the fixed time  $\Delta N_{IT}$  with and without mechanical strain for different L<sub>CH</sub> at operating conditions for both the architectures. For both FinFET and NSFET, the  $\Delta N_{IT}$ reduces with a reduction in L<sub>CH</sub>. For a fixed L<sub>CH</sub>, the NSFET shows smaller degradation compared to FinFET when strain is not considered. This ascribed to the lower field in the NSFET because of the fully depleted sheet and lower precursor bond density for (100) surface compared to (110) surface. These results are consistent with the measurement data shown in [3] for long channel FinFET and NSFET where strain due to SiGe epi will be minimal. However, when the effect of strain is considered, the actual  $\Delta N_{IT}$  becomes lower for FinFET compared to NSFET due to a significant increase in  $m_T$  for (110) surface compared to (100) surface (Fig. 13(a)). The reduction in  $\Delta N_{IT}$  is higher for shorter  $L_{CH}$  due to higher mechanical strain. The Voltage Acceleration Factor (VAF), an important parameter to extrapolate the degradation measured at higher stress voltages to operating voltage, of NSFET is smaller compared to FinFET, as shown in Fig. 15. The lower VAF for NSFET suggests higher NBTI degradation at the operating voltage. Figure 16 compares the VAF for different L<sub>CH</sub> in FinFET and NSFET. Although the unstrained VAF is smaller for FinFET compared to NSFET, the strained VAF is higher for FinFET compared to NSFET due to higher m<sub>T</sub> variation which increases the  $\Gamma_0$  (Fig. 11).

#### V. CONCLUSION

Sentaurus Device framework with proper physical models and Sentaurus Process are used to study the NBTI in FinFET and NSFET devices considering the impact of mechanical strain for different  $L_{CH}$ . The NSFET shows lower degradation compared to FinFET when the effect of strain is not

978-1-7281-0940-4/19/\$31.00 ©2019 IEEE

considered. This is the case for long channel devices where the SiGe epi induced strain is small. However, the NSFET shows higher degradation than FinFET when effect of strain is considered. This is primarily due to (110) dominated surface in FinFET which shows relatively higher increase in  $m_T$  compared to (100) dominated surface in NSFET.

#### REFERENCES

- S. Ramey, et al, "Intrinsic transistor reliability improvements from 22nm tri-gate technologyv," in *Proc. Int. Rel. Phys. Symp.*, pp. 4C.5.1-4C.5.5, Apr. 2013.
- [2] Anisur Rahman et al., "Reliability Studies of a 10nm High-performance and Low-power CMOS Technology Featuring 3<sup>rd</sup> Generation FinFET and 5th Generation HK/MG", in *Proc. Int. Rel. Phys. Symp. 2018*, pp. 6F.4-1-6F.4-6.
- [3] Miaomiao Wang et al, "Bias Temperature Instability Reliability in Stacked Gate-All-Around Nanosheet Transistor", in *Proc. Int. Rel. Phys.* Symp. 2019.
- [4] J. H. Stathis, Souvik Mahapatra, Tibor Grasser, "Controversial issues in negative bias temperature instability", *Microelectronics Reliability*, Volume 81, 2018, Pages 244-251.
- [5] N. Parihar, N. Goel, S. Mukhopadhyay and S. Mahapatra, "BTI Analysis Tool—Modeling of NBTI DC, AC Stress and Recovery Time Kinetics, Nitrogen Impact, and EOL Estimation," *in IEEE Trans. Electron Devices*, vol. 65, no. 2, pp. 392-403, Feb. 2018.
- [6] N. Parihar and S. Mahapatra, "Prediction of NBTI stress and recovery time kinetics in Si capped SiGe p-MOSFETs," 2018 IEEE IRPS, Burlingame, CA, 2018, pp. P-TX.5-1-P-TX.5-7,
- [7] N. Parihar, R. Southwick, M. Wang, J. Stathis, and S. Mahapatra, "Modeling of NBTI time kinetics and T dependence of VAF in SiGe p-FinFETs," in *IEDM Tech. Dig.*, Dec. 2017, pp. 167–170.
- [8] N. Parihar, R. G. Southwick, M. Wang, J. H. Stathis and S. Mahapatra, "Modeling of NBTI Kinetics in RMG Si and SiGe FinFETs, Part-I: DC Stress and Recovery," in *IEEE Transactions on Electron Devices*, vol. 65, no. 5, pp. 1699-1706, May 2018
- [9] N. Parihar, R. G. Southwick, M. Wang, J. H. Stathis and S. Mahapatra, "Modeling of NBTI Kinetics in RMG Si and SiGe FinFETs, Part-II: AC Stress and Recovery," in *IEEE Transactions on Electron Devices*, vol. 65, no. 5, pp. 1699-1706, May 2018.
- [10] V. Huard, C. Ndiaye, M. Arabi, N. Parihar X. Federspiel, S. Mhira, S. Mahapatra and A. Bravaix,, "Key parameters driving transistor degradation in advanced strained SiGe channels," in *Proc. Int. Rel. Phys. Symp.*, 2018, pp. P-TX.4-1-P-TX.4-6.
- [11] N. Parihar, U. Sharma, R. G. Southwick, M. Wang, J. H. Stathis and S. Mahapatra, "Ultrafast Measurements and Physical Modeling of NBTI Stress and Recovery in RMG FinFETs Under Diverse DC–AC Experimental Conditions," *IEEE Trans. Electron Devices*, vol. 65, no. 1, pp. 23-30, Jan. 2018.
- [12] Ravi Tiwari, et al, "A 3-D TCAD Framework for NBTI, Part-I: Implementation Details and FinFET Channel Material Impact" in IEEE Trans. Electron Devices, vol. 66, issue: 5, pp. 2086 - 2092, May 2019.
- [13] Ravi Tiwari, et al, "A 3-D TCAD Framework for NBTI, Part-II: Impact of Mechanical Strain, Quantum Effects and FinFET Dimension Scaling " *in IEEE Trans. Electron Devices*, vol. 66, issue: 5, pp. 2093 - 2099, May 2019.
- [14] N. Parihar et al, "Modeling of Process (Ge, N) Dependence and Mechanical Strain Impact on NBTI in HKMG SiGe GF FDSOI p-MOSFETs and RMG p-FinFETs," in proc. *Simulation of Semiconductor Processes and Devices (SISPAD)*, 2018, pp. 167-171.
- [15] Sentaurus<sup>TM</sup> Process user guide, N-2017.09.
- [16] P. Hashemi et al, "Replacement High-K/Metal-Gate High-Ge-Content Strained SiGe FinFETs with High Hole Mobility and Excellent SS and Reliability at Aggressive EOT ~7Å and Scaled Dimensions Down to Sub-4nm Fin Widths", in Symp. on VLSI Tech., 2017.
- [17] N. Loubet et al, "Stacked Nanosheet Gate-All-Around Transistor to Enable Scaling Beyond FinFET", in Symp. on VLSI Tech., 2017.
- [18] <u>https://nanohub.org/resources/bandstrlab</u>

Acknowledgement: Victor Moroz, Steve Motzny, and Munkang Choi from Synopsys Inc. for useful discussion.



Fig.1. Schematic of the Multi-State-Configuration (MSC) Hydrogen transport degradation model and state diagram of Hydrogen depassivation (by Capture Emission Depassivation or CED model, Fig.2). MSC is used to model reactions between the mobile hydrogen elements and localized hydrogen states such as silicon-hydrogen bonds at the Si-SiO2 interface. Electrically active defects at Si-SiO2 interface are denoted as X-H bonds because of its unknown nature. Y-H bonds are located at IL/HighK interface. S<sub>0</sub>, S<sub>1</sub>, S<sub>2</sub> and S<sub>3</sub> are the state occupation probabilities used in MSC model. K<sub>F1</sub>  $K_{R1}$ ,  $K_{F2}$  and  $K_{R2}$  are the forward and reverse reaction rates at Si/IL and IL/HighK interface respectively.



Fig.4. Isometric view of 3D (a) p-FinFET, and (b) p-NSFET structure with raised Source drain and lateral backend for hydrogen diffusion. 2D cross section of the channel in (c) p-FinFET, and (d) p-NSFET showing IL, High-K, TiN-Cap and Tungsten layers. Equivalent Oxide Thickness (EOT) of 1nm is used.

ress-ZZ (Pa)	ut lines (d)	Cu	Cut lines	👝 (b) 🜈	(a)	
6.000e+09	Sheet 1					7
4.333e+09	Sheet 2	171				_
2.667e+09						
1.000e+09	Sheet 3					
-6.667e+08	 ••••••	<i>.</i>				
-2.333e+09						_
-4.000e+09		1 ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) (	·····			

Table I. Dimensions details of the device used in this work.

NSFET

Nano-Sheet thickness = 6nm Nano-sheet width = 15nm

Inter-Sheet Gap = 5nm

FinFET

Fin Height = 50nm

Fin Width = 6nm



Fig.6. Stress profile from Source to Drain in (a) p-FinFET in the middle of the fin, and (b) p-NSFET in the middle of the sheet-2.

Fig.5. Isometric view of 3D (a) p-FinFET, and (b) p-NSFET showing stress distribution along the channel. Corresponding 2D view of (c) p-FinFET and (d) p-NSFET from source to drain with cut-lines for next 1D plot.



Fig.7. 1D stress profile (Stress-ZZ) in (a) p-FinFET at three positions (cut lines are shown in Fig. 5) and (b) all three sheets of p-NSFET. Fin top in FinFET and Sheet1 in NSFET are showing higher stress because of SiGe- epitaxial SD volume. TCAD simulation.

MSC

Model

framework:



Fig.8. Uniaxial compressive stress along the channel for different channel length for p-FinFET and p-NSFET. TCAD simulation.



Fig.9. E-K diagram of the top most valence band with and without Uniaxial Compressive Stress (UCS) for [110] (dominating surface in FinFET) and [100] (dominating surface in NSFET)



Fig.10 Impact of UCS on barrier height  $\phi_{\scriptscriptstyle B}$  for p-FinFET and p-NSFET.



Fig.11. Impact of UCS on barrier height  $\phi_{\scriptscriptstyle B}$  for p-FinFET and p-NSFET.



Fig.13. Consistency in  $\Delta N_{\rm fT}$  time kinetics in p-FinFET and p-NSFET for same  $V_{\rm GSTR}$ -T and channel length. TCAD simulation.



Fig.15. Fixed time  $\Delta N_{rr}$  comparison between p-FinFET and p-NSFET at 1Ks vs  $V_{GSTR}$  at fixed channel length. TCAD simulation.



Fig.12. Mechanical strain impact on bond dissociation pre-factor (a)  $K_{\text{FIO}}$  and (b) field acceleration parameter ( $\Gamma_0$ ) for different channel length. Parameters are normalized to unstrained values. TCAD simulation.





Fig.14. Mechanical strain impact on fixed time  $\Delta N_{rr}$  of 1Ks for (a) p-FinFET, and (b) p-NSFET, showing higher degradation in NSFET as compared to p-FinFET when proper strain calculation is incorporated in TCAD simulation, at fixed  $V_{GSTR}$  = -0.8V and T= 125°C.



Fig.16. Mechanical impact on voltage acceleration factor (VAF  $\propto \Gamma_0$ ) for both (a) p-FinFET, and (b) p-NSFET for different channel lengths. T=125°C. TCAD simulation.