Full 3D Simulation of 6T-SRAM Cells for the 22nm Node

^{*1}Changhwan Shin, ^{2,1}Yasumasa Tsukamoto, ¹Xin Sun, and ¹Tsu-Jae King Liu

¹Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA 94720 USA ²Renesas Technology Corp., 4-1 Mizuhara, Itami, Hyogo, 664-0005 Japan *Phone: +1-510-643-2638, Fax: +1-510-643-2636, E-mail: <u>shinch@eecs.berkeley.edu</u>

Abstract—6T-SRAM cell designs for the 22nm node are compared via full 3-dimensional cell simulation with Sentaurus (v.2008.09), to allow the benefits of advanced MOSFET structures to be accurately assessed. Segmented MOSFET (SegFET) technology provides for enhanced read stability and write-ability, as compared to conventional planar and tri-gate technologies. It also provides for improved SRAM cell yield, primarily because of improved robustness to process-induced variations, and improved immunity to soft errors.

Keywords- MOSFET, 6-T SRAM, Variability, Single-event-upset.

I. INTRODUCTION

A challenge for continued SRAM cell area scaling is threshold voltage (V_{TH}) mismatch due to variability in transistor performance [1], which eventually degrades the minimum operating voltage of the SRAM array [2]. To suppress V_{TH} variation due to random dopant fluctuations (RDF) and process-induced variations in device parameters, light channel surface doping via a retrograde or delta-shaped body doping profile [3] or a fully-depleted ultra-thinbody/multi-gate architecture [4, 5] should be used. To avoid the need for expensive SOI substrates or more complex fabrication processes [6, 7], the segmented bulk MOSFET (SegFET) design was proposed to reduce V_{TH} variation [8-9]. In this work, the benefits of SegFET technology for 6T-SRAM are assessed via full 3-dimensional (3D) cell simulation, in contrast to conventional mixed-mode (device-circuit) simulation, with regard to read stability, write-ability, cell yield, and susceptibility to single-event-upset (SEU).

II. SEGMENTED BULK MOSFET STRUCTURE AND FABRICATION PROCESS

The SegFET structure and front-end-of-line fabrication process steps are illustrated in Fig. 1. The channel is divided into stripes of equal width (W_{STRIPE}), with very shallow trench isolation (VSTI) regions in-between the stripes. The VSTI depth should be deeper than the source/drain extension junction depth (X_J) in order to fully suppress source-to-drain leakage current underneath the VSTI, but can be much shallower than the STI used to isolate transistors so that the channel stripes do not have a large aspect ratio. Within each stripe, the doping profiles are identical to those in a conventional planar bulk MOSFET (Fig. 1a). A tri-gate structure is formed by recessing the VSTI by a small amount (H_{STRIPE}) prior to gate stack formation; together with a retrograde channel doping profile (peaked at a depth T_{Si}), it provides for superior electrostatic integrity. The SegFET fabrication process (Fig. 1b) is identical to a conventional bulk MOSFET fabrication process, except that a corrugated substrate is used as the starting material. Since the features on the corrugated substrate are geometrically very regular, small-pitch and high-resolution patterning techniques such as multiple patterning or spacer lithography [11] can be readily used to achieve stripes of uniform width with very fine pitch. For improved layout area efficiency, the stripe spacing (W_{SPACING}) can be less than W_{STRIPE}.

III. 6-T SRAM CELL DESIGNS

Fig. 2 shows the scaling trend for 6T-SRAM cell area. Based on recent publications [12-16], the dimensions for



Fig. 1. (a) Cross-sectional views of a two-striped SegFET (used for the pull-down devices in the SegFET SRAM cell) along one stripe and across the channel, (b) Front-end-of-line fabrication process steps for a SegFET.



Fig. 2. 6T-SRAM cell area scaling trend. The area of the proposed 22 nm node cell designs studied in this work is indicated.

22nm-node cells (**Table 1**) were selected for this study. The pull-up (α) ratio and cell (β) ratio of the SegFET SRAM cell design, with $2W_{STRIPE} = 40nm$, $H_{STRIPE} = 10nm$, and $W_{SPACING}$ = 15nm for the pull-down devices, are comparable to those of the other SRAM cell designs. The gate-sidewall spacer width (~10nm), with an upper limit imposed by the gate-to-contact pitch, and the source/drain extension junction depth (~10nm) are each optimized to achieve good static noise margin (SNM) [17] and write-ability current (I_w) [18]. To achieve the same V_{TH,lin} as for the planar devices, the gate work-function is set to 4.3eV for the SegFETs. Fig. 3 shows the 3D 6T-SRAM cell structures. The SNM and I_w values for each cell design were obtained from simulations (Fig. 4) using advanced physical models including the density-gradient transport model and drift-diffusion model. As shown in **Fig. 5**, the SegFET cell has the highest SNM across the entire range of V_{DD} values, and it is sufficient ($\geq 0.2 \times V_{DD}$). The SNM at $V_{DD} = 1.1 V$ is smaller for the tri-gate cell as compared to the planar cell due to a weaker body effect in the pass-gate devices [10].

IV. GLOBAL/LOCAL VARIATION ANALYSIS

Due to its superior electrostatic integrity, the SegFET is more robust to global and local variations. **Figs. 6a and 6b**

 Table 1. SegFET 6T-SRAM cell dimensions for the 22nm node.

 The half-bit cell layout and 6T SRAM circuit schematic are shown to indicate the parameters designated in the table.

Factor		symbol	Size
Height	PG Length	La	0.025
	PD Length	Ld	0.025
	CONT	Х	0.030
	PO-CONT	Y	0.020
	Total	0.	0.190
Width	PO-PO	Α	0.030
	PO-DIF ext	В	0.020
	PD Width	Wd	0.055
	N/P Isolation	С	0.050
	PU Width	WI	0.032
	DIF-DIF (min)	D	0.050
	Total	0.394	
Cell Area		0.07486	





Fig. 3. 3D 6T-SRAM cell structures with fine meshing (<1nm) in the channel regions. The STI oxide is not shown in (a)-(c) to allow the channel regions to be seen. The STI oxide and VSTI oxide inbetween multiple stripes of the pull-down SegFETs are shown in (d).

compare short-channel effects and narrow-width effects, respectively, for the SegFET *vs.* planar MOSFET structures. Variation due to RDF was evaluated via atomistic simulations [9]: $\sigma(V_{TH}) \sim 25mV$ and 28mV for n-channel and p-channel SegFET/tri-gate devices, respectively; $\sigma(V_{TH}) \sim 45mV$ and 49mV for the n-channel and p-channel planar devices, respectively.

A sensitivity analysis was performed to assess the benefit of SegFET technology for improving SRAM cell yield using the concept of cell sigma, defined as the minimum amount of variation for read/write failure [10]. As shown in **Fig. 6c**, the SNM cell sigma for the SegFET cell is ~8, which is a 3-sigma improvement over the planar cell. The minimum V_{DD} that meets the six-sigma yield requirement for both SNM and I_w is ~0.75V for the SegFET cell. In stark contrast, the six-sigma yield requirement cannot be met by the planar cell for any value of V_{DD} ; it achieves only 5.5 SNM cell sigma at $V_{DD} = 0.9V$.

V. SIMULATION OF SINGLE-EVENT-UPSET

SRAM cell soft-error tolerance was evaluated using an inverter model in [19]. The high ("1") storage node is the region of the cell that is most sensitive to a particle strike, because the drain junction of the corresponding pull-down device is reverse-biased so that the probability of collecting generated electron-hole-pairs (EHPs) in the drain depletion region is relatively high. In this work, soft-error tolerance is studied via transient simulation of complete 3D 6T-SRAM structures. First, the cell is written and then the data is held. Then, a heavy ion beam (**Fig. 7**) is made to vertically impinge on the high ("1") storage node at time $t = t_{impact}$, for each of the different SRAM cell designs. Due to the funneling effect [20], a parasitic thyristor turns on to short the drain node to the source node. This is evident in **Figs. 8a and 8b**, which show



Fig. 4. 3D 6-T SRAM cells simulation results: (a) butterfly plots and (b) write-N-curves for Planar, Tri-gate, and SegFET technologies. Each butterfly curve took ~6 hrs to simulate using an AMD64 machine (8 cores).



Fig. 5. (a) SNM and (b) $I_w vs. V_{DD}$. The SegFET cell has higher SNM across the range of V_{DD} . The tri-gate cell has better SNM at lower V_{DD} (<0.9V), as compared to the planar cell.



Fig. 6. SegFET vs. planar MOSFET comparison: (a) $V_{TH,lin}$ vs. L_g (b) $V_{TH,lin}$ vs. W (c) SNM cell sigma (d) I_w cell sigma.



Fig. 7. Heavy ion beam modeling. The Gaussian trace is characterized by the parameters l_{max} and w(t). It is assumed that the trace is symmetric with respect to the track axis.



Fig. 8. Transient simulations of heavy-ion-beam strike on the high storage node in (a) SegFET 6T-SRAM cell, and (b) planar 6T-SRAM cell. l_{max} = 1um, w(t)=5nm, incidence angle = 90°.

the high storage node (V_{n1}) voltage being pulled down as a result of the particle strike, so that the low storage node (V_{n2}) voltage is increased due to the SRAM cell's positive feedback. The simulation results indicate that the SegFET cell can withstand a particle strike with ~1.5× larger linear energy transfer (LET) value (~0.35pC/µm vs. ~0.24pC/µm for the planar cell) without data disturbance. This is because the SegFET cell has a stronger pull-up device (with ~40% higher on current), slightly higher (by <10%) source/drain junction capacitance, and smaller body effect [8]. Based on the "rule of thumb" that the maximum LET (in MeV-cm²/mg) of an ion beam is roughly equal to its atomic number Z, the SegFET cell is robust against much heavier particles (Z_{max} ~ 35). Note that if the beam incidence angle is decreased to 45°, the threshold LET value is reduced by 5-10%.

VI. CONCLUSION

Full 3D 6T-SRAM cell simulations are used to assess the benefits of advanced MOSFET structures at the 22nm node.

Segmented MOSFET (SegFET) technology is projected to achieve enhanced read stability and write-ability, improved SRAM cell yield, and improved immunity to soft errors.

ACKNOWLEDGMENT

This work was supported by the Center for Circuit & System Solutions (C2S2) Focus Center, one of five research centers funded under the Focus Center Research Program, a Semiconductor Research Corporation program. C. Shin also appreciates the support of the Korea Foundation for Advanced Studies (KFAS).

REFERENCES

- [1] E. Josse *et al.*, "A cost-effective low power platform for the 45-nm technology node," *IEDM Tech. Dig.* **693** 2006.
- [2] K. Nii *et al.*, "A 45-nm single-port and dual-port SRAM family with robust read/write stabilizing circuitry under DVFS environment," *Symp. VLSI circuit Dig.*, 212, 2008.
- [3] A. Asenov, S. Saini, "Suppression of random dopant-induced threshold voltage fluctuations in sub-0.1-μm MOSFET's with epitaxial and δdoped channels," *IEEE Trans. Electron Devices*, vol. 46, pp. 1718-1724, Aug 1999.
- [4] K. Takeuchi, R. Koh, T. Mogami, "A study of the threshold voltage variation for ultra-small bulk and SOI CMOS," *IEEE Trans. Electron Devices*, vol. 48, pp. 1995-2001, Sep 2001.
- [5] K. J. Kuhn, "Reducing variation in advanced logic technologies: approaches to process and design for manufacturability of nanoscale CMOS," *IEDM Tech. Dig.* 471 2007.
- [6] M. Jurczak *et al.*, "Silicon-on-nothing (SON) an innovative process for advacned CMOS," *IEEE Trans. Electron Devices*, vol. 47, pp. 2179-2187, Nov 2000.
- [7] T. Park *et al.*, "Fabrication of body-tied FinFETs (Omega MOSFETs) using bulk Si wafers," *Symp. VLSI technology Dig.*, **135**, 2003.
- [8] X. Sun et al., "Tri-gate bulk MOSFET design for CMOS scaling to the end of the roadmap," *IEEE Electron Device Letters*, vol. 29, pp. 491-493, May 2008.
- [9] C. Shin, A. Carlson, X. Sun, K. Jeon, and T.-J. King Liu, "Tri-gate bulk MOSFET design for improved robustness to random dopant fluctuations," *IEEE Silicon Nanoelectronics Workshop*, June 2008.
- [10] A. Carlson, X. Sun, C. Shin, and T.-J. King Liu, "SRAM yield and performance enhancements with tri-gate bulk MOSFETs," *IEEE Silicon Nanoelectronics Workshop*, June 2008.
- [11] Y.-K. Choi, T.-J. King, and C. Hu, "A spacer patterning technology for nanoscale CMOS," *IEEE Trans. Electron Devices*, vol. 49, pp. 436-441, Mar 2002.
- [12] H. S. Yang et al., "Scaling of 32nm low power SRAM with high-K metal gate," IEDM Tech. Dig., pp. 233-236, 2008.
- [13] H. Kawasaki *et al.*, "Demonstration of highly scaled FinFET SRAM cells with high-K/metal gate and investigation of characteristic variability for the 32nm node and beyond," *IEDM Tech. Dig.*, pp. 237-240, 2008.
- [14] B.S. Haran *et al.*, "22nm technology compatible fully functional 0.1µm² 6T-SRAM cell," *IEDM Tech. Dig.*, pp. 625-628, 2008.
- [15] C.H. Diaz *et al.*, "32nm gate-first high-k/metal-gate technology for high performance low power applications," *IEDM Tech. Dig.*, pp. 629-632, 2008.
- [16] F. Arnaud *et al.*, "32nm general purpose bulk CMOS technology for high performance applications at low voltage," *IEDM Tech. Dig.*, pp. 633-636, 2008.
- [17] E. Seevinck, F. J. List, and J. Lohstroh, "Static-noise margin analysis of MOS SRAM cells," *IEEE J. Solid-State Circuits*, vol. 22, pp. 748-754, Oct 1987.
- [18] C. Wann et al., "SRAM cell design for stability methodology," IEEE VLSI-TSA Dig., 2005, 21-22, April 2005.
- [19] K. Yamaguchi, Y. Takemura, K. Osada, K. Ishibashi, and Y. Saito, "3-D device modeling for SRAM soft-Error immunity and tolerance analysis," *IEEE Trans. Electron Devices*, vol. 51, pp. 378-398, March 2004.
- [20] K. Osada, K. Yamaguchi, Y. Saitoh, and T. Kawahara, "SRAM immunity to cosmic-ray-induced multierrors based on analysis of an induced parasitic bipolar effect," *IEEE J. Solid-State Circuits*, vol. 39, pp. 827-833, May 2004.