

## **Latch-up Prevention in Merged Bipolar-MOS Structures for BiCMOS Applications**

S. Liang, L. Z. Hou, T. Gu and C. A. T. Salama

Department of Electrical Engineering  
University of Toronto  
Toronto, Ontario, Canada M5S 1A4

### **Abstract**

A two-dimensional numerical simulation study of latch-up and its prevention in merged bipolar-MOS structures for BiCMOS applications is presented in this paper. Techniques to enhance latch-up immunity of the structures are proposed.

### **1. Introduction**

BiCMOS technology [1] offers both the high driving capability of bipolar devices and the high input impedance of CMOS devices. The potential of BiCMOS technology has been demonstrated in a variety of applications such as gate arrays [2], static RAMs [3], dynamic RAMs [4] and microprocessors [5].

One of drawbacks of the conventional BiCMOS process is that the integration density is rather low since the MOS and bipolar devices are built in separate islands and interconnected externally. Furthermore, parasitic interconnect capacitance and resistance may cause substantial delay during transient operation. To overcome these problems, the use of physically merged bipolar-MOS devices in the implementation of BiCMOS circuits have been proposed [6-10]. Fig. 1 shows a complementary BiCMOS inverter circuit. The pull-up and pull-down transistors are a merged PMOS and NPN structure (BiPMOS) and a merged NMOS and PNP structure (BiNMOS).

The merged structures, however, involve a parasitic bipolar device, which may cause latch-up. Therefore, the stability of the structures and of the overall circuits is of major concern in the design of the BiCMOS circuits and systems. No appropriate technique for latch-up prevention in these structures has been reported in the literature as yet. In this paper, a more detailed discussion of latch-up and an investigation of latch-up prevention in merged BiCMOS structures using two-dimensional simulations are presented. A latch-up free structure is proposed.




Fig. 1. Schematic diagram of a physically merged BiCMOS inverter.

## 2. Latch-up in the Merged BiCMOS Circuit

There are two kinds of latch-up in merged BiCMOS circuits. The first is the latch-up between the n-channel and the p-channel devices, commonly encountered in CMOS circuits. The second is the latch-up in each individual merged BiPMOS or BiNMOS device. A BiCMOS circuit will only operate properly if both forms of the latch-up are prevented. The objective of this paper is to investigate and find methods to prevent the second form of latch-up inherent in the merged devices.

Fig. 2(a) and (b) illustrate the basic structure and the equivalent circuit of the BiPMOS and BiNMOS merged devices. In the BiPMOS, shown in Fig. 2(a),  $Q_N$  and  $M_P$  are the merged devices.  $Q'_P$  is the lateral parasitic device underneath the gate.  $R_C$  is the series collector resistance formed by the n-well, the  $n^+$  buried layer and the deep  $n^+$  collector contact diffusion. When the collector current of  $Q_N$  is sufficiently high, the voltage drop across  $R_C$  turns  $Q'_P$  on and the BiPMOS structure latches. Similar latch-up can also occur in the BiNMOS structure.

## 3. Device Simulation

A process simulator (TMA SUPREM-3) [11] was used to design the fabrication process for the merged structures. The simulated doping profiles were used as input to a two-dimensional device simulator (TMA PISCES-2B) [12] to characterize the performance of the structures.

### 3.1. Latch-up Simulation of the Merged Structures

The structures shown in Fig. 2 were simulated. The gate oxide thickness was  $200 \text{ \AA}$  and the effective gate length was  $0.8 \text{ \mu m}$ . The threshold voltages  $V_{th}$  of  $M_P$  and  $M_N$  were  $-0.6 \text{ V}$  and  $0.6 \text{ V}$ , respectively. The thickness of the polysilicon emitter layer was  $0.25 \text{ \mu m}$ . The maximum current gain  $\beta_{max}$  of the vertical bipolar transistors  $Q_N$  and  $Q_P$  was 110. The peak doping concentration for the  $n^+$  and  $p^+$  buried layer was  $5 \times 10^{18} \text{ cm}^{-3}$ . The simulated emitter current  $I_E$  versus emitter to source




Fig. 2. Basic structure and equivalent circuit of (a) BiPMOS and (b) BiNMOS devices.

voltage  $V_{ES}$  for the structures is shown in Fig. 3. Latch-up in the merged structures is observed. The latch-up voltages are  $-3.2\text{V}$  at  $V_{GS} = -5\text{V}$  and  $2.1\text{V}$  at  $V_{GS} = 5\text{V}$  for the BiPMOS and BiNMOS, respectively.

### 3.2. Latch-up Prevention

#### (a) BiPMOS Structure

Conduction in the lateral parasitic transistor  $Q'_P$  in the merged BiPMOS structure causes the latch-up of the structure. If the parasitic transistor is prevented from turning on, latch-up can be prevented. In [8], a negative feedback technique was used to reverse bias the emitter-base junction of  $Q'_P$ . Although the latch-up was prevented, the negative feedback resulted in a decrease in the device




Fig. 3. Simulated  $I_E$ - $V_{ES}$  characteristics of the BiPMOS and BiNMOS structures.

current handling capability.

Alternatively, if the collector series resistance  $R_C$ , in Fig. 2(a), is sufficiently low, the voltage drop across  $R_C$  is low and the turn-on conditions for  $Q'_P$  can be eliminated. An increase in the doping concentration for the  $n^+$  buried layer will result in a reduction of  $R_C$ . Fig. 4 shows the  $I_E$ - $V_{ES}$  curves at  $V_{GS} = -5V$  for BiPMOSs with different buried layer doping concentrations. As can be seen, the latch-up voltage increases with the buried layer doping. For the structure with a  $5 \times 10^{19} \text{ cm}^{-3}$   $n^+$  buried layer, the latch-up voltage is higher than  $-10V$ . Therefore, to prevent latch-up in the BiPMOS structure, the  $n^+$  buried layer doping concentration should be as high as possible and should not be lower than  $5 \times 10^{19} \text{ cm}^{-3}$ .

#### (b) BiNMOS Structure

Due to out diffusion of boron, which is the only dopant can be used, from the  $p^+$  buried layer in the BiNMOS structure, the maximum doping concentration for that layer is limited to around  $5 \times 10^{18} \text{ cm}^{-3}$ . The collector series resistance  $R_C$  is relatively high. The parasitic bipolar transistor in the structure is a NPN device  $Q'_N$ . This device usually has a larger current gain than the parasitic PNP in the merged BiPMOS structure. Latch-up problems in the merged BiNMOS structure are therefore more severe.




Fig. 4. Simulated  $I_E$ - $V_{ES}$  characteristics as a function of  $n^+$  buried layer doping concentration at  $V_{GS}=-5V$  for the BiPMOS structure.





Fig. 5. Structure of  $SiO_2$  isolated BiNMOS device.

To prevent latch-up in such a structure, a simple modification structure involving  $SiO_2$  isolation is proposed. Fig. 5 shows the cross sectional view of the  $SiO_2$  isolated merged BiNMOS structure. The  $SiO_2$  region is used to block the latch-up path inherent in the structure. Also shown in the dashed lines is a second source/collector contact used to reduce the collector resistance  $R_C$  and to increase the latch-up voltage of the structure even further.

The SiO<sub>2</sub> isolated BiNMOS structure was simulated. The SiO<sub>2</sub> region was deeper than the n<sup>+</sup> drain/base contact. In the present case, this depth was 0.6μm. The peak doping concentration for the p<sup>+</sup> buried layer was varied from  $1 \times 10^{18} \text{ cm}^{-3}$  to  $5 \times 10^{18} \text{ cm}^{-3}$ . Fig. 6 shows the simulated I<sub>E</sub>-V<sub>ES</sub> characteristics at V<sub>GS</sub>=5V for the BiNMOSs with and without the second source/collector contact. For structures without the second source/collector contact, the maximum latch-up voltage obtained is around 5.5V. For structures with the second source/collector contact, the structure is latch-up free up to 10V if the doping for the buried layer is higher than  $1 \times 10^{18} \text{ cm}^{-3}$ . In applications where high latch-up voltage is required, using two source/collector contacts is the preferred choice. The penalty in increased device area is about 15%.



**Fig. 6.** Simulated I<sub>E</sub>-V<sub>ES</sub> characteristics as a function of p<sup>+</sup> buried layer doping concentration at V<sub>GS</sub>=5V for the SiO<sub>2</sub> isolated BiNMOS structure.

For comparison purposes, BiNMOS structures without the SiO<sub>2</sub> isolation but with the same p<sup>+</sup> buried layer were also simulated. Latch-up free operation was not achieved even when two source/collector contacts were used.

#### 4. Conclusion

Two-dimensional simulations related to latch-up prevention in the merged bipolar-MOS devices were performed. It was found that the latch-up can be prevented by proper design of the device. To design latch-up free BiPMOS structures, the buried layer doping concentration must be higher than 5

$\times 10^{19} \text{ cm}^{-3}$ . A  $\text{SiO}_2$  isolation technique and a second source contact were proposed to enhance the latch-up immunity of the BiNMOS structure.

## Acknowledgements

This work was supported by the Natural Sciences and Engineering Research Council of Canada and Micronet.

## REFERENCES

- [1] F. Walczyk and J. Rubinstein, "A Merged CMOS/Bipolar VLSI Process," *1983 IEDM Dig. Tech. Papers*, pp. 59-62, Dec., 1983.
- [2] J. Gallia, A. Yee, I. Wang, K. Chau, H. Davis, S. Swamy, T. Sridhar, V. Nguyen, K. Ruparel, K. Moore, C. Lemonds, B. Chae, P. Eyres, T. Yoshino, J. Pozadzides, R. Fine, and A. Shah, "A 100K Gate Sub-micron BiCMOS Gate Array," *Proc. IEEE CICC*, pp. 8.6.1-8.6.4, May, 1989.
- [3] M. Takada, K. Nakamura, T. Takeshima, K. Furuta, T. Yamazaki, K. Imai, S. Ohi, Y. Sekine, Y. Minato, and H. Kimoto, "A 5-ns 1-Mb ECL BiCMOS SRAM," *IEEE J. Solid-State Circuits*, vol. SC-25, pp. 1057-1062, Oct., 1990.
- [4] G. Kitsukawa, K. Yanagisawa, Y. Kobayashi, Y. Kinoshita, T. Ohta, T. Udagawa, H. Miwa, H. Miyazawa, Y. Kawajiri, Y. Ouchi, H. Tsukada, T. Matsumoto, and K. Itoh, "A 23-ns 1-Mb BiCMOS DRAM," *IEEE J. Solid-State Circuits*, vol. SC-25, pp. 1102-1111, Oct., 1990.
- [5] T. Hotta, T. Bando, A. Hotta, T. Nakano, S. Iwamoto, and S. Adachi, "A 70 MHz 32b Microprocessor with 1.0  $\mu\text{m}$  BiCMOS Macrocell Library," *ISSCC Dig. Tech. Papers*, pp. 124-125, Feb., 1989.
- [6] J. B. Kuo, G. P. Rosseel, and R. W. Dutton, "Two-Dimensional Analysis of a Merged BiPMOS Device," *IEEE Trans. Computer-Aided Design*, vol. CAD-8, pp. 929-932, Aug., 1989.
- [7] A. Bellaouar and M. I. Elmasry, "Novel Merged BiCMOS Circuit Structures," *Electronics Letters*, vol. 26, pp. 1555-1556, Sept., 1990.
- [8] H. Momose, T. Maeda, K. Inoue, I. Kamohara, T. Kobayshi, Y. Urakawa, and K. Maeguchi, "Characterization of Speed and Stability of BiNMOS Gates with a Bipolar and PMOSFET Merged Structure," *1990 IEDM Dig. Tech. Papers*, pp. 231-234, Dec., 1990.
- [9] N. Rovedo, S. Ogura, J. Acocella, K. Barnes, A. Dally, T. Yanagisawa, C. Ng, J. Burkhardt, E. Valsamakis, J. Hamers, T. Buti, and C. Richwine, "Process Design for Merged Complementary BiCMOS," *1990 IEDM Dig. Tech. Papers*, pp. 485-488, Dec., 1990.
- [10] P. Raje, R. Ritts, K. Cham, J. Plummer, and K. Saraswat, "MBiCMOS: A Device and Circuit Technique Scalable to the Sub-micron, Sub-2V Regime," *ISSCC Dig. Tech. Papers*, pp. 150-151, Feb., 1991.
- [11] Technology Modeling Associates, Inc., "TMA SUPREM-3, One-Dimensional Process Analysis Program, User's Manual," *Technology Modeling Associates, Inc.*, Dec., 1988.
- [12] Technology Modeling Associates, Inc., "TMA PISCES-2B, Two-Dimensional Device Analysis Program, User's Manual," *Technology Modeling Associates, Inc.*, Feb., 1989.