

[INVITED] MOSFET Modeling for VLSI Circuit Simulation

Hiroo Masuda\* and Yukio Aoki\*\*  
 (\*Hitachi, Ltd., \*\*Kurume Institute of Technology)

### 1. Introduction

In the VLSI era, the role of circuit simulation becomes increasingly important for designing very large-scale and high-speed circuitry. This paper surveys VLSI circuit simulation problems.[1] In particular, how an MOSFET model is affected by sub-micron sizes, [2] and temperature dependency [3] of its I-V and CV characteristics will be examined.

### 2. VLSI Simulation

Recent VLSI trends towards high integration, miniaturization of MOSFETs, and high speed have created a number of requirements for MOSFET device modeling and circuit design, as shown in Table 1. (1) Scaled-down devices and processes to the submicron level cause capacitive coupling between signal lines and cause the short & narrow channel effect in MOSFETs.[4-6] (2) A highly integrated circuit has an additional problem of mutual-interference among sub-circuits on a chip, thereby requiring large-scale circuit-level chip simulation. (3) High-speed transitions of input and internal pulses require precise circuit simulation, which includes the inductance of lead wires and package pins, and the transmission line effect of signal lines and active devices (non-quasi-static mode operation [7-8] ). Figure 1 shows the result of three-dimensional capacitance simulation result of a dynamic memory cell. Here, the inter-pair capacitive coupling of data lines becomes significant in lines of less than a 4- $\mu\text{m}$  pitch.[9] Circuit extraction and chip simulation of large-scale dynamic memory was also reported as shown in Fig. 2, in which circuit simulation for a few memory cycles required 11 hours of CPU time on a super computer.[10]

### 3. Submicron MOS modeling

Requirements of the circuit model in VLSI simulation are as follows (see Table 2). First, the basic model equation must be simple, to reduce CPU cost and to make circuit operation easy to understand for designers. Thus, the number of model parameters should be minimized. Second, the short channel effect must be accurately formulated in accordance with channel length (L), and the temperature (T) model is also necessary for designing high-speed, high-power VLSIs. Third, the automatic model parameter extraction system is an essential tool for determining the parameters of the circuit model.[11] Besides these three requirements, the I-V model must agree closely with experimental values, that is, it must have an error of less than a few percent. In the following, we will present an example of a submicron MOS model (MOSTSM) having 14 basic parameters, including L and T dependencies in the I-V equation.

#### 3.1. MOSTSM Formulation [2-3]

##### (a) Weak-inversion model

The following I-V model is used to describe MOSFET sub-threshold conduction.

$$I_{ds} = \beta^* * \left( 1 - \exp\left(\frac{-V_d}{V_t}\right) \right) \exp\left(\frac{AV_e}{\beta^*}\right) \quad (1)$$

$$\beta^* = \beta_0 \left(\frac{W}{L}\right) \frac{1}{A} \left(\frac{kT}{q}\right)^2 \quad (2)$$

where,  $V_d$  is drain voltage,  $V_t$  threshold voltage,  $A$  sub-threshold slope coefficient,  $V_e$  effective gate voltage ( $=V_g - V_t$ ),  $\beta_0$  channel conductance of the unit gate area,  $W$  and  $L$  channel width and length, and  $(kT/q)$  the Boltzmann voltage.

##### (b) Strong-inversion model

We employed the simple I-V equation as shown below for the linear operational region,

$$I_{ds} = \frac{W}{L} \beta_{eff} \left(V_e - \frac{a}{2}V_d\right)V_d; \quad \text{Linear region} \quad (3)$$

Here, parameter 'a' exhibits an effective depletion charge effect. We formulate the gate-field effect on ' $\beta_{eff}$ ' as,

$$\beta_e = \frac{\beta_o (\sqrt{\theta_{e1}} + \sqrt{\theta_{e2}})^2 V_e}{(1 + \theta_{e1} V_e) (1 + \theta_{e2} V_e)} \quad (4)$$

where, ' $\theta_{e1}$ ' and ' $\theta_{e2}$ ' indicate high and low gate field factors, respectively. It is noted that the  $\beta_o$  is a unique value that is independent of device dimensions L and W (channel width).

(c) Channel length (L) dependency

Based on extensive parametric study of devices, we formulate each model parameters having an L-dependent function. Key parameters of the model have the following formula.

$$V_{to}, K_b \text{ (threshold related parameters)} \Rightarrow (1 - \exp(\frac{-L}{L_o})) \quad (5)$$

$$\theta_{e1}, \theta_{e2} \text{ (}\beta_{eff} \text{ related parameters)} \Rightarrow L^{\pm n} \quad (6)$$

(d) Temperature (T) dependency

Since  $\beta_o$  is the maximum channel conductance (low field carrier mobility),  $\beta_o$  shows  $T^{-n}$  dependency, which is predicted by carrier transportation physics.[12] However, it was found that the  $\theta_{e1}$  also shows similar temperature dependency. In the MOSTSM, four model parameters have the following temperature-dependent formulas.

$$V_{to}, \frac{1}{A} \Rightarrow \text{Const.} \times (T - T_o) \quad (7)$$

$$\beta_o, \theta_{e1} \Rightarrow \text{Const.} \times (\frac{T}{T_o})^n \quad (8)$$

### 3.2 Experiment

Figure 3 shows an experimental verification of the MOSTSM, using devices fabricated by 0.8 to 2.0- $\mu\text{m}$  CMOS technologies. As shown in the figure, the experimental agreement is excellent with biases of  $V_g=0$  to 5 V and  $V_d=0$  to 5 V. Figure 4 shows an experimental verification of the L- and T-dependent model used in the MOSTSM. MOSFETs fabricated with experimental 0.5- $\mu\text{m}$  CMOS technology are used for the evaluation. The model shows reasonable agreements with the experimental data, demonstrating an RSM error of less than 2%.

In deep-submicron MOS devices, device physics of the quantum effect, hot carrier device degradation,[13] low-temperature operation,[14] and non-quasi static behavior in high-speed, high-frequency operation [7-8], are expected in the future.

### References

- [1] H. Masuda and S. Inohira, IEICE Tech. Report, SDM89-94, pp. 25-32, September 1989.
- [2] H. Masuda et al., IEDM Tech. Digest, pp. 118-121, December 1988.
- [3] H. Masuda et al., NUPAD3 Tech. Digest, June 1990.
- [4] P. Yang and P. K. Chatterjee, IEEE Trans. Vol.CAD-1, p. 169, 1982.
- [5] B. J. Sheu et al., IEEE Journal Vol.SC-22, pp. 558-566, August 1987.
- [6] K. K. Hsueh et al., IEEE Trans. Electron Devices, Vol.35, pp. 325-338, March 1988.
- [7] M. C. Jeng et al., IEDM Tech. Digest, pp. 114-117, December 1988.
- [8] M. Sevat and H. Masuda, IEICE Tech. Report, SDM89-98, pp. 53-57, September 1989.
- [9] T. Toyabe et al., 1988 Symposium on VLSI Technology, pp. 27-28, July 1988.
- [10] G. Yokomizo et al., Proc. of the IEEE CICC, pp. 133-136, May 1987.
- [11] S. Messenger, Tech. Report, ERL Memorandum No.UCB/ERL M84/18, Jan. 1984.
- [12] F. M. Klaassen and W. Hes, Solid State Electron., Vol.29, pp. 787-789, 1986.
- [13] P. M. Lee et al., IEDM Tech. Digest, pp. 134-137, December 1988.
- [14] M. Aoki et al., IEEE Trans. Electron Devices, Vol.ED-34, pp. 8-18, January 1988.

Table 1 Problems and Requirements for VLSI circuit simulation

TRENDS	CKT DESIGN	MOSFET MODELING
(1) SCALED-DOWN	PARASITIC 'C'. AND 'R'. COUPLING 'C'. BETWEEN LINES.	SHORT & NARROW CHANNEL EFFECTS. LDD SERIES RESISTANCE.
(2) HIGH-INTEGRATION	INCREASE OF CPU TIME. NON-CONVERGENCY	CONTINUOUS IN 'G' & 'Q'. MACRO-MODELING
(3) HIGH-SPEED SWITCHING	'L' OF WIRE & PACKAGE. ELECTRIC AND CURRENT NOISE.	NON-QUASI STATIC BEHAVIOR

( C: Capacitance, R: Resistance, L: Inductance, G: Conductance, and Q: Charge )





Fig. 1 Three-dimensional simulation of data-line capacitances in DRAM.



(A) CKT COMPONENT EXTRACTION SYSTEM

COMPONENT	NO OF COMPONENT
MOSFET	10,491
CAPACITOR	5,925
RESISTOR	1,807

(B) EXTRACTED COMPONENTS BASED ON DRAM CHIP LAYOUT

Fig. 2 Circuit components extraction from chip layout for the chip simulation with a DRAM.




Fig. 3 Comparison of I-V curves between experiments and the MOSTSM model.




Fig. 4 Experimental verification of channel-length (L) & temperature (T) dependent models in the MOSTSM, using NMOSs fabricated by a 0.5  $\mu\text{m}$  technology.