MOSTSM: MOS Transistor Sub-um Model for Circuit Simulation - Basic I-V Model -

Hiroo Masuda*, Ryuichi Ikematsu**, Junichi Mano***, and Hitoshi Sugihara* (*Hitachi Ltd., **Hitachi Microcomputer Engineer., ***Hitachi VLSI Engineer.) Abstract

This paper describes a sub-um MOSFET model used as a circuit simulator. The object is to realize a simple model that gives good agreement with experimental result. To achieve this, we have developed (1) a novel formulation for carrier mobility degradation by a gate electric field and (2) a compact channel-length modulation model for MOSFET operation in the saturation region. A maximum I-V model error of 1%, in 0.6um NMOS devices is achieved.

1. MOSTSM Formulation

(a) Weak-inversion model

The following I-V model is used to describe MOSFET sub-threshold conduction.

$$I_{ds} = \beta^* * \left(1 - \exp\left(\frac{-V_d}{V_t}\right)\right) \exp\left(\frac{AV_e}{\beta^*}\right)$$
(2.1)

$$\beta^{*} = \beta_{0} \left(\frac{W}{L}\right) \frac{1}{A} \left(\frac{kT}{q}\right)^{2}$$
(2.2)

where, Vd is drain voltage, Vt ; threshold voltage, A ; sub-threshold slope coefficient, Ve ; effective gate voltage (=Vg - Vt), βo ; channel conductance of unit gate-area, W and L ; channel width and length, and (kT/q); Boltzmann voltage.

(b) Strong-inversion model

We employed simple I-V equations as shown below for the linear operational region:

$$I_{ds} = \frac{W}{L} \beta_{eff} \left(V_e - \frac{a}{2} V_d \right) V_d; \qquad \text{Linear region} \qquad (2.3)$$

$$I_{ds} = \frac{I_{dsat}}{1 - (\delta L/L)};$$
 Saturation region (2.4)

Here, Idsat is saturation drain current, and parameter 'a' exhibits an effective depletion charge effect, which is formulated by.

$$a = 1 + \frac{K_{bo}}{2\sqrt{|V_b| + 2\phi_f}} (1 - \frac{1}{1.41 + 0.43(|V_b| + 2\phi_f)})$$
(2.5)

where, Kbo is substrate-bias constant, Vb; substrate-bias voltage, and ϕ_f ; Fermi-potential. In the saturation-region bias condition, the I-V curve is characterized by channel length modulation, ' δ L'. we formulate the gate-field effect on the ' β eff' as;

$$\beta_{e} = \frac{\beta_{o} \left(\sqrt{\theta_{e1}} + \sqrt{\theta_{c2}}\right)^{2} V_{e}}{\left(1 + \theta_{e1} V_{e}\right) \left(1 + \theta_{c2} V_{e}\right)}$$
(2.6)

[36]

where, ' θ e1' and ' θ e2' indicate high and low gate field factors, respectively. It is noted that the bo has a unique value independent of device dimensions L and W (channel width). 2. EXPERIMENT

Figure 1 (a) shows an experimental comparison with a conventional MOSFET model which describes the gate field effects on ' β eff' by ;

$$\beta_{\text{eff}} = \frac{\beta_0}{1 + \theta(V_g - V_t)}$$
(3.1)

This equation shows monotonic decrease in ' β eff' as 'Vg' increases. As shown in the figure, the conventional model demonstrates better agreement with experiment at high gate bias. However, a large discrepancy is observed near the threshold gate bias condition. The MOSTSM model is compared with the experiment as shown in Fig.1 (b), and excellent agreement with experiment is demonstrated.



Fig.1 Experimental curve fitting based on the conventional and MOSTSM model at low current bias condition. (solid line: experiment, dashed line: model)