# Quantum Mechanical Simulations of the Impact of Surface Roughness on Nanowire TFET performance

Yunhe Guan School of Microelectronics Xi'an Jiaotong University Xi'an, China guanyunhe@stu.xjtu.edu.cn

Vihar P. Georgiev School of Engineering University of Glasgow Glasgow, United Kingdom vihar.georgiev@glasgow.ac.uk ZunChao Li School of Microelectronics Xi'an Jiaotong University Xi'an, China zcli@xjtu.edu.cn

Asen Asenov School of Engineering University of Glasgow Glasgow, United Kingdom asen.asenov@glasgow.ac.uk Hamilton Carrillo-Nuñez School of Engineering University of Glasgow Glasgow, United Kingdom hacarrillo@gmail.com

Abstract—In this work, the impact of the surface roughness (SR) on the variability in p-type InAs nanowire Tunnel FET (TFET) has been investigated. Using the Non-Equilibrium Green's Function (NEGF) module implemented in the University of Glasgow quantum transport simulation tool, called NESS, we have simulated a statistical ensemble of 200 TFETs with unique SR profiles. The SR in each device is defined by the characteristic values of the SR root mean square amplitude (RMS) and correlation length. Our results show that the larger the RMS, the stronger the variability. We find that the SR-induced variability is reduced in InAs-Si heterostructure TFETs when comparing with their homogenous InAs counterpart. The impacts of both metal grain granularity and random discrete dopants on InAs TFETs are also studied. Our finding suggests that SR is the weakest source of statistical variability.

#### Keywords—surface roughness (SR), variability, tunnel fieldeffect transistor, quantum simulation.

## I. INTRODUCTION

With the continuous scaling of the MOSFETs, the power consumption has become a critical concern since the subthreshold swing (SS) in MOSFETs is limited to 60mV/decade at room temperature. Based on band-to-band tunneling (BTBT) the tunneling FET (TFET) is a promising candidate allowing to achieve SS<60mV/decade and thus offering reduction of leakage or supply voltage at constant drive current [1].

Although TFETs have been widely studied experimentally and through simulation in order to optimize performance [2]-[4], the variability induced by the surface roughness (SR) is still not very well investigated [5], [6]. Considering that the SR has a strong impact on MOSFETs performance [7], it is crucial to investigate its impact on TFETs. F. Conzatti *et al.* [5] reported simulation of statistical ensemble with 50 SR realizations in n-type TFET in comparison with MOSFETs. H. Carrillo-Nuñez *et al.* [6] studied the impact of SR in p-type TFET by carrying out atomistic simulations of only few devices. Therefore, there is a need of thorough investigation of the SR in TFETs on a proper statistical scale.

In this work, the variability induced by SR is investigated in ensembles 200 p-type InAs nanowire TFETs by using the quantum transport solver module in NESS [8]. The dependence of the variations on the values of the root mean square (RMS) amplitude has been studied. We also report that

This work was supported by NSFC (Project No. 61176038).



Fig. 1. 3D view of the p-type InAs nanowire TFET with SR. For all devices, the diameter of nanowire is d=3.5nm, and the channel length is  $L_{ch} = 15$ nm. The SR is between the oxide and InAs semiconductor, covering the whole channel and 10nm source and drain regions. The left 20nm source/drain without SR is for better convergence. The source-drain voltage is fixed at  $V_{ds} = -0.5$ V.

InAs-Si heterojunction not only can improve the current but also can alleviate the variability caused by SR. Physical insight into the influence of SR is also provided. Besides, a comparison between the variability induced by SR, random discrete dopants (RDD), and metal grain granularity (MGG) is given.

#### II. SIMULATION METHODOLOGY

Fig. 1 shows the sketch of a p-type InAs nanowire TFET with SR. The nanowire diameter is d = 3.5nm, the gate length is  $L_{ch} = 15$ nm, and the oxide thickness is  $t_{ox} = 1$ nm with dielectric constant  $\varepsilon_{ox} = 9.0$ . The doping level in the n<sup>+</sup>source and p<sup>+</sup>-drain is  $N_S = N_D = 5 \times 10^{19}$  cm<sup>-3</sup>, and the channel is left intrinsic. The SR at the interface between InAs and gate oxide is introduced by means of an autocorrelation function  $C(x) = \Delta_m^2 \exp(-\sqrt{2}x/L_m)$ , which is characterized by the RMS  $\Delta_m$  and correlation length (CL)  $L_m$  parameters [9]. The SR region covers the whole channel and 10nm source and 10nm drain regions. The smooth part in source/drain region is required for numerical stability. The source-to-drain voltage is fixed at  $V_{ds} = -0.5V$ , and all simulations are performed at room temperature (T = 300K).

The Flietner model [10], [11], combined with the nonequilibrium Green's function (NEGF) within an effective mass approximation, is used to calculate the BTBT current. The accuracy of this approach, implemented in NESS, has been validated by comparison with atomistic simulation results showing a very good agreement [11], [12]. The BTBT



Fig. 2.  $I_{ds} - V_{gs}$  characteristics of an ensemble of 200 p-type InAs nanowire TFETs with SR (gray curves).  $\Delta_m = 0.40$ nm, and  $L_m = 1$ nm. The threshold voltage is defined as the  $V_{gs}$  yielding  $I_{ds} = 0.1 \mu A/\mu m$ , and the off-current is  $I_{off} = 10$  pA/ $\mu m$  at  $V_{gs} = 0$ V. The current is normalized by  $\pi d$ . The ambipolar current is also plotted.



Fig. 3. The distribution of  $V_{th}$  with 0.20, 0.28 and 0.40nm RMS amplitude of SR variation of an ensemble of 200 InAs and InAs-Si TFETs. The inset shows the  $I_{ds} - V_{gs}$  characteristic of the smooth InAs and InAs-Si TFETs. The off-current at  $V_{gs} = 0V$  is defined as 10pA/um. In InAs-Si TFET, Si (InAs) is used as the channel/drain (source) material. With the increase of RMS, the variability induced by SR increases. The InAs-Si heterostructure not only can improve the current but also can alleviate the variation caused by SR.  $L_m = 1$ nm in all devices.

model is detailly explained in [11]. The inclusion of the electron-phonon coupling would improve the accuracy of our results. However, it has been reported phonon scattering to only have a small influence on the OFF-state in TFETs [6]. The inclusion of phonon scattering is also very computational intense, particularly, when considering a large number of samples. The latter would not significantly change the conclusions of this study and thus phonon scattering is neglected in this work.

#### **III. RESULTS AND DISCUSSIONS**

Fig. 2 shows the  $I_{ds} - V_{gs}$  characteristics of an ensemble of 200 nanowire TFETs with random SR configurations determined by  $\Delta_m = 0.40$ nm and  $L_m = 1$ nm. The smooth, average, and median curves are also presented. The offcurrent of smooth case is  $I_{off} = 10$  pA/µm at  $V_{gs} = 0$ V, and the threshold voltage ( $V_{th}$ ) is defined as the  $V_{gs}$  yielding  $I_{ds} =$ 0.1µA/µm. It can be seen that the ambipolar current can also be predicted by NESS. In this case, the standard deviation of threshold voltage is  $3\sigma(V_{th}) = 13.83$ mV.  $I_{off}$  of the ensemble ranges from  $1.92 \times 10^{-6} \mu A/\mu m$  to  $1.25 \times 10^{-5} \mu A/\mu m$ , and the on-current ( $I_{on}$ ) defined at  $V_{gs} = 0.5V$  varies from 7.56 $\mu A/\mu m$  to 11.34 $\mu A/\mu m$ , indicating a smaller variability than  $I_{off}$ . The smaller variability in  $I_{on}$  than  $I_{off}$ , also found in MOSFETs [9], is attributed to the smaller SS in on-state.

In Fig. 3, the threshold voltage probability distribution (PD) is plotted for different values of RMS, i.e. 0.20, 0.28, and 0.40nm. It can be found that the variability increases with the increase of RMS, which is in agreement with [13]. The PD of the  $V_{th}$  in case of the InAs(source)-Si(channel) heterojunction nanowire TFET is also shown in Fig. 3. In the latter, the doping levels in the source and drain are  $5 \times 10^{19} \text{cm}^{-3}$  and  $2 \times 10^{20} \text{ cm}^{-3}$ , respectively. The  $3\sigma(V_{th})$  with  $\Delta_m =$ 0.40nm in the InAs-Si TFET is reduced by 17.95%, 44.44%, and 65.29% when comparing with that in InAs TFETs with  $\Delta_m = 0.20$  nm, 0.28 nm, and 0.40 nm. The inset in Fig. 3 compares the  $I_{ds} - V_{gs}$  characteristics of the smooth InAs and InAs-Si TFETs under the same  $I_{off} = 10 \text{pA}/\mu\text{m}$ . The InAs-Si TFET provides an on-current four times higher than the InAs TFET. Therefore, the heterojunction not only can improve the current but also can reduce the SR-induced variability. In order to gain a physical insight into our findings, the current spectra of both TFETs with the SR are shown in Fig. 4. The regions from left to right are drain, channel, and source regions, respectively. The red lines denote the highest valence and the lowest conduction subbands. Observe the fluctuations in the subbands due to the SR influence on the confinement. Fluctuations in the valence subband in the InAs TFET are more pronounced in comparison to InAs-Si



Fig. 4. The current spectra of the (a) InAs TFET and (b) InAs-Si TFET at the maximum  $V_{th}$  with 0.40nm RMS amplitude of SR variation.  $L_m = 1$ nm. The unit is  $\mu A/eV$ . The red lines denote the highest valence and the lowest conduction subbands. Due to the fluctuation in thickness from SR, the subbands are not smooth anymore which results to the variation of performance. Compared with the case in InAs-Si TFET, the fluctuation of the valence subband in InAs TFET is much stronger.



Fig. 5. The variability of  $V_{th}$  induced by SR compared to other major sources of variability (MGG and RDD) at  $V_{ds} = -0.5V$  of an ensemble of 200 InAs TFETs. MGG is generated from the realistic Voronoi pattern with average grain size (Gsize) of 3.0nm. RDD is considered in the source and drain regions, and covers 10nm length in each region as SR does. The number of dopants in RDD working regions obeys the Poisson distribution. For SR,  $\Delta_m = 0.28$ nm and  $L_m = 1$ nm. Compared with the influence from MGG and RDD, SR shows the least impact on the variability of the p-type InAs TFET.

transistors, resulting from the stronger quantum confinement effect in InAs channel due to its lighter hole effective mass than Si material. As a result, the SR-induced variability is more pronounced in InAs TFETs.

Except SR, there are still other source of variabilities, such as MGG, RDD, and trap-assisted tunneling (TAT). The latter strongly affects the subthreshold region by increasing the offstate BTBT current. TAT is not considered in this work since its impact is already well known [14]-[16]. We rather focus on the MGG- and RDD-induced variability. The MGG is generated by using the realistic Voronoi pattern [9], [17]. Here, we have considered a TiN metal gate which has two possible grain orientations (<200> and <111>) with a work function difference of 0.2 eV [18]. The occurrence probabilities of each orientation are 60% and 40%, respectively. The default average grain size of the metal gate is Gsize = 3nm. In case of RDD, the number of dopants in each of the TFETs is randomly chosen from a Poisson distribution, placing them by means of a probability rejection technique. The mean is determined by the doping concentration multiplied by the volume of the RDD region [9]. In InAs TFETs, the RDD regions cover 10 nm length in the source and drain, i.e. the same SR regions. For numerical purposes, uniform doping is adopted at the endings of source and drain regions to guarantee the numerical convergence.

Fig. 5 compares the impact of the different aforementioned variability sources, including SR, on the characteristics of TFETs. Compared with SR (Fig. 2), MGG has stronger influence on the  $I_{ds} - V_{gs}$  characteristics, as observed in Fig. 5(a). When considering MGG,  $I_{off}$  ranges from 1.35 ×  $10^{-7}\mu$ A/µm to  $1.64 \times 10^{-4}\mu$ A/µm, larger than 3 orders of magnitude.  $I_{on}$  ranges from  $3.84\mu A/\mu m$  to  $13.54\mu A/\mu m$ , and its variation is still much weaker than Ioff case. However, we find that RDD-induced variability is the dominant source of variability. This is shown in Fig. 5(b) where one can observe that the on-current now spreads over 4 orders of magnitude. The same effect is found for the off-current which spreads over 7 orders of magnitude. This strong impact is attributed to the position and number of the dopants that directly affect the electrical field across the tunnel junction [12], [19]. The impact on the  $V_{th}$  variation is summarized in Fig. 5(c). It is observed that the  $\sigma(V_{th})$  in the overall combined case is nearly 30× larger than that in SR case.

## IV. CONCLUSION

The impact of the SR on p-type InAs nanowire TFET is analyzed through quantum transport simulations of ensembles of 200 samples. The statistical analysis shows that the increase of RMS enhances the SR induced variability. Heterojunction TFETs, such as InAs-Si TFETs, not only can improve the performance of TFET but also could effectively reduce the influence of SR, due to the heavier hole effective mass in the Si channel and thus the weaker quantum confinement effect. It was also found that SR is the weakest source of variability in TFETs when compared to other variability sources such as MGG and RDD. Whereas, the RDD-induced variability is found to be the strongest.

### ACKNOWLEDGMENT

Yunhe Guan is indebted to the China Scholarship Council (CSC) for its financial support as a visiting student at the University of Glasgow, U.K.

#### REFERENCES

- A. M. Ionescu and H. Riel, "Tunnel field-effect transistors as energyefficient electronic switches," *Nature*, vol. 479, no. 7373, pp. 329-337, Nov. 2011, doi: 10.1038/nature10679.
- [2] E. Memisevic, M. Hellenbrand, E. Lind, A. R. Persson, S. Sant, A. Schenk, J. Svensson, R. Wallenberg, and L. E. Wernersson, "Individual Defects in InAs/InGaAsSb/GaSb Nanowire Tunnel Field-Effect Transistors Operating below 60 mV/decade," *Nano lett.*, vol. 17, no. 7, pp. 4373–4380, Jul. 2017, doi: 10.1021/acs.nanolett.7b01455.
- [3] H. Riel, K. E. Moselund, C. Bessire, M. T. Björk, A. Schenk, H. Ghoneim, and H. Schmid, "InAs-Si heterojunction nanowire tunnel diodes and tunnel FETs," in IEDM Tech. Dig., Dec. 2012, pp. 16.6.1–16.6.4, doi: 10.1109/IEDM.2012.6479056.
- [4] W. Li and J. C. S. Woo, "Optimization and Scaling of Ge-Pocket TFET," IEEE Trans. Electron Devices, vol. 65, no. 12, pp. 5289-5294, Dec. 2018, doi: 10.1109/TED.2018.2874047.
- [5] F. Conzatti, M. G. Pala and D. Esseni, "Surface-Roughness-Induced Variability in Nanowire InAs Tunnel FETs," IEEE Electron Device Lett., vol. 33, no. 6, pp. 806-808, June 2012, doi: 10.1109/LED.2012.2192091.
- [6] H. Carrillo-Nuñez, R. Rhyner, M. Luisier and A. Schenk, "Effect of surface roughness and phonon scattering on extremely narrow InAs-Si Nanowire TFETs," 2016 46th European Solid-State Device Research Conference (ESSDERC), Lausanne, 2016, pp. 188-191, doi: 10.1109/ESSDERC.2016.7599618.
- [7] A. Cresti, M. Pala, S. Poli, M. Mouis, and G. Ghibaudo, "A comparative study of surface-roughness-induced variability in silicon nanowire and double-gate FETs," IEEE Trans. Electron Devices, vol.

58, no. 8, pp. 2274–2281, Aug. 2011, doi: 10.1109/TED.2011.2147318.

- [8] S. Berrada, H. Carrillo-Nuñez, J. Lee, C. Medina-Bailon, T. Dutta, M. Duan, F. Adamu-Lema, V. Georgiev, and A. Asenov, "NESS: New Flexible Nano-Transistor Simulation Environment,". International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), Sept. 2018, pp. 24–26, doi: 10.1109/SISPAD.2018.8551701.
- [9] J. Lee, O. Badami, H. Carrillo-Nuñez, S. Berrada, C. Medina-Bailon, T. Dutta, F. Adamu-Lema, V. P. Georgiev, and A. Asenov, "Variability Predictions for the Next Technology enerations of n-type SixGe1-x Nanowire MOSFET", Micromachines, vol. 9, no. 12, pp. 643-1-11, Dec. 2018, doi: 10.3390/mi9120643.
- [10] H. Flietner, "The E(k) relation for a 2-band scheme of semiconductors and the application to metal-semiconductor contact," Phys. Stat. Sol. (b), vol. 54, pp. 201–208, 1972.
- [11] H. Carrillo-Nuñez, J. Lee, S. Berrada, C. Medina-Bailon, M. Luisier, A. Asenov and V. P. Georgiev, "Efficient Two-Band based Non-Equilibrium Green's Function Scheme for Modeling Tunneling Nano-Devices," 2018 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), Austin, TX, 2018, pp. 141-144. doi: 10.1109/SISPAD.2018.8551629.
- [12] H. Carrillo-Nuñez, J. Lee, S. Berrada, C. Medina-Bailon, F. Adamu-Lema M. Luisier, A. Asenov and V. P. Georgiev ., "Random Dopant-Induced Variability in Si-InAs Nanowire Tunnel FETs: A Quantum Transport Simulation Study," IEEE Electron Device Lett., vol. 39, no. 9, pp. 1473-1476, Sept. 2018, doi: 10.1109/LED.2018.2859586
- [13] N. Agrawal, H. Liu, R. Arghavani, V. Narayanan and S. Datta, "Impact of Variation in Nanoscale Silicon and Non-Silicon FinFETs and Tunnel FETs on Device and SRAM Performance," IEEE Trans. Electron Devices, vol. 62, no. 6, pp. 1691-1697, June 2015, doi: 10.1109/TED.2015.2406333.
- [14] R. N. Sajjad, W. Chern, J. L. Hoyt, and D. A. Antoniadis, "Trap assisted tunneling and its effect on subthreshold swing of tunnel FETs," IEEE Trans. Electron Devices, vol. 63, no. 11, pp. 4380–4387, Nov. 2016. doi: 10.1109/TED.2016.2603468.
- [15] S. Sant and A. Schenk, "Trap-Tolerant Device Geometry for InAs/Si pTFETs," IEEE Electron Device Lett., vol. 38, no. 10, pp. 1363-1366, Oct. 2017, doi: 10.1109/LED.2017.2740262
- [16] S. Sant and A. Schenk, "The effect of density-of-state tails on band-toband tunneling: Theory and application to tunnel field effect transistors", Journal of Applied Physics, vol. 122, no. 13, pp. 135702, 2017, doi: 10.1063/1.4994112
- [17] C. Hsu, M. Fan, V. P. Hu and P. Su, "Investigation and Simulation of Work-Function Variation for III-V Broken-Gap Heterojunction Tunnel FET," IEEE J. Electron Devices Soc., vol. 3, no. 3, pp. 194-199, May 2015, doi: 10.1109/JEDS.2015.2408356.
- [18] K. M. Choi and W. Y. Choi, "Work-Function Variation Effects of Tunneling Field-Effect Transistors (TFETs)," IEEE Electron Device Lett., vol. 34, no. 8, pp. 942-944, Aug. 2013, doi: 10.1109/LED.2013.2264824.
- [19] S. S. Sylvia, K. M. M. Habib, M. A. Khayer, K. Alam, M. Neupane, and R. K. Lake, "Effect of random, discrete source dopant distributions on nanowire tunnel FETs," IEEE Trans. Electron Devices, vol. 61, no. 6, pp. 2208–2214, Jun. 2014, doi: 10.1109/TED.2014.2318521.