# Device and Circuit Level Gate Configuration Optimization for 2D Material Field-Effect Transistors

Devin Verreck<sup>\*</sup>, Goutham Arutchelvan<sup>\*†</sup>, Marc M. Heyns<sup>\*†</sup>, Iuliana P. Radu<sup>\*</sup>, <sup>\*</sup>imec, 3001 Leuven, Belgium, email: devin.verreck@imec.be <sup>†</sup> Department of Materials Engineering, KU Leuven, 3001 Leuven, Belgium

Abstract—A tied double gate structure has been shown to deliver optimal device-level performance in few-layer  $MoS_2$  field-effect transistors. However, the enlarged gate capacitance from the added gate increases circuit-level power consumption and negatively affects minimum obtainable delay. Here, we therefore use a calibrated design-technology co-optimization approach that includes the interconnect load to evaluate back gate size reduction strategies in terms of power and delay. We consider the impact of a spacer region and varying interconnect length. We find that power consumption can be decreased by almost 20% by reducing the back gate overlap with the source-drain contacts without negatively affecting delay, as the carrier injection is occurring dominantly at the contact edges. We also show that opening the back gate underneath the channel provides additional benefit for locally interconnected devices.

# I. INTRODUCTION

Two-dimensional (2D) semiconductor channel materials open a path for the scaling of field-effect-transistors (FETs) to the 5nm node (N5) and beyond, through the promise of excellent gate control and limited short-channel effects [1], [2]. Of the many candidate 2D materials,  $MoS_2$  is among the most studied, because it is stable in air, can be grown in large areas and has a high theoretical carrier mobility [3], [4]. So far, though, experimental MoS<sub>2</sub> FETs have not been able to realize their full potential, as they are hampered by non-idealities such as Schottky barriers at the source/drain (S/D) contacts, traps at the oxide interfaces and reduced mobility due to poor grown material quality [5]. While research is ongoing to continuously improve material growth, a parallel avenue to improve 2D FET performance is through gate configuration engineering. Previous simulation research which took into account the mentioned non-idealities showed that a tied double gate is preferable over a single gate as it improves gate control over both the channel and the Schottky contacts, while providing electrostatic doping of the access regions [6]. However, an extra gate means a larger gate capacitance, which increases power consumption (P) and limits the obtainable minimal delay ( $\tau_{\rm D}$ ). In this work, we therefore optimize the back gate size to reduce P without negatively impacting  $\tau_{\rm D}$ . In doing so, we investigate the origin of the double gate improvement and determine which parts of the channel are most critical to be overlapped by both gates. The evaluation is carried out with calibrated Sentaurus Device TCAD simulations on



Fig. 1: Simulated bilayer MoS<sub>2</sub> FETs and parameters. Mobility ( $\mu$ ), density and distribution of acceptor-type MoS<sub>2</sub>-oxide traps ( $D_{\rm it}$ ,  $E_{\rm mid}$ ,  $\sigma_{\rm mid}$ ) and Schottky barrier height at the S/D contacts ( $\phi_{\rm SB}$ ) were calibrated to experiment [5]. Dimensions and bias conditions align with imec's N5 process assumptions.

the device level, which feed into a simple interconnect-aware circuit model.

## II. MODELING AND CONFIGURATION SET-UP

We consider two different tied double gate bilayer MoS<sub>2</sub> configurations to assess in which part of the channel the added back gate control is most critical. In the first configuration (shown in Fig. 1(a)) the back gate covers the center of the channel and is progressively extended symmetrically towards the S/D contacts by increasing the parameter  $L_{\rm ChExt}$ . In the second configuration (shown in Fig. 1(b)), the back gate is split and covers the S/D contacts. The two parts are progressively extended symmetrically towards the channel center when  $L_{\rm CntExt}$  is increased. Both 2D FET configurations have top contacted S/D contacts and allow for the presence of a spacer region ( $L_{\rm sp}$ ) between S/D contacts and the top gate. Default parameter values are shown in the table of Fig. 1.

Our modeling approach relies on a Synopys SDevice setup modified with a 2D density of states, which was verified with atomistic non-equilibrium Green's function simulations



Fig. 2: Circuit model for the calculation of delay  $(\tau_D)$  and power (P).  $R_{drive}$  and  $C_{load}$  are extracted from the 2D FET SDevice simulations.  $R_W$  and  $C_W$  represent wire resistance and capacitance and are extracted from a calibrated resistivity model for a three-level Cu-TaN/Ru interconnect scheme and Sentaurus Raphael simulations respectively [6], [7].

and for which non-idealities were calibrated to experimental bilayer devices [5]. Considered non-idealities are traps at the  $MoS_2$ -oxide interfaces, Schottky barriers at the S/D contacts and a limited mobility. The calibrated parameter values are shown in the table of Fig. 1. For the circuit-level evaluation, the SDevice model provides input to a simple circuit model that includes the interconnect load (shown in Fig. 2) [6]. Delay and power are calculated in the Elmore approximation.

## III. DEVICE-LEVEL EVALUATION

From the device-level transfer characteristics in Fig. 3, it is clear that the overlap of the back gate with the S/D contacts can be reduced without a significant performance penalty. Performance in terms of on-current ( $I_{\rm ON}$ ) and subthreshold swing (SS) improves as  $L_{\rm ChExt}$  increases, with the improvement quickly saturating as the back gate extends underneath the S/D contacts. Even for the large, calibrated Schottky barrier ( $\phi_{\rm SB}$ ) of 720 meV, there is only a small benefit to extending the back gate beyond alignment with the S/D contacts ( $L_{\rm ChExt}$ =15 nm, grey dashed line in Fig. 3), as the carrier injection is occurring mainly at the contact edges [8], [9]. For a lower  $\phi_{\rm SB}$  of 200 meV, the improvement with increasing  $L_{\rm ChExt}$  only comes from better channel control, so even for zero overlap with the S/D contacts the same performance as a full double gate is obtained.

Fig. 4, in which the back gate is extended from the contact edges, additionally shows that the overlap of the back gate with the center of the channel can be removed with limited impact on performance. This is particularly true for the large  $\phi_{\rm SB}$ , where the case of 5 nm  $L_{\rm CntExt}$  (corresponding to 5 nm channel opening) almost coincides with the full back gate curve. This again confirms that for this case, control over the Schottky barrier through proximity to the S/D contact edges accounts for the largest share of the improvement delivered by the back gate. In the case of the low  $\phi_{\rm SB}$ , however, the current is channel limited and the overlap contributes significantly to performance, which means performance is progressively degraded as the back gate is opened underneath the channel.

From the device level evaluation, two strategies therefore emerge to reduce back gate size with limited impact on  $I_{ON}$ or SS: decreasing the S/D contact overlap and splitting the back gate, creating an opening underneath the channel.



Fig. 3: Simulated transfer characteristics of the configuration in Fig. 1(a) for varying back gate extension underneath the channel and for two values of  $\phi_{\rm SB}$ . Top plots are in logarithmic scale, bottom in linear. The dashed lines correspond to a full double gate (DG) and single top gate (TG).



Fig. 4: Simulated transfer characteristics of the configuration in Fig. 1(b) with varying extension of the back gate from the contacts and for two values of  $\phi_{SB}$ . Top plots are in logarithmic scale, bottom in linear. The dashed lines correspond to a full double gate (DG) and single top gate (TG).



Fig. 5: Simulated delay at optimal wire dimensions and corresponding power consumption for the 2D FET in Fig. 1 for varying extension of the back gate underneath the channel and from the contacts.  $L_w$  is 300CPP. The dashed line indicates the boundary between the S/D contacts and the channel.



Fig. 6: Simulated delay at optimal wire dimensions and corresponding power consumption for the 2D FET in Fig. 1 for varying extension of the back gate underneath the channel and from the contacts.  $L_w$  is 3CPP. The dashed line indicates the boundary between the S/D contacts and the channel.

## IV. CIRCUIT-LEVEL EVALUATION

We now evaluate these strategies in terms of circuit-level  $\tau_{\rm D}$  and P in Figs. 5 and 6, first in the case without a spacer. Fig. 5(a-b) shows for a 300CPP wire length  $(L_w)$  that  $\tau_D$  is almost unaffected from a reduction of the S/D overlap from 15 nm to 1 nm, while P drops with 18% to 0.87  $\mu$ W. Reducing  $L_{\rm ChExt}$  more decreases P further, but at the expense of  $\tau_{\rm D}$ . Fig. 5(c-d) shows that opening the back gate underneath the channel at the most reduces P with 12%, at the expense of a 30%  $\tau_{\rm D}$  increase. For constant  $\tau_{\rm D}$ , a 5 nm opening only delivers 2% P improvement, which might not be worth the added process complexity. For shorter wires ( $L_w$ =3CPP, Fig. 6), the wire capacitance is less dominant, allowing for greater benefits from the back gate reduction: a S/D overlap reduction to 1 nm results in a 35% reduction in P to 0.14  $\mu$ W, accompanied with a 25% decrease in  $\tau_{\rm D}$ . Even a 5 nm channel opening underneath the channel now reduces P with 8%.

Next, we check if the same trade-offs hold when a spacer is present for the top gate. Such spacer is often unavoidable due to process limitations, but can also intentionally be introduced



Fig. 7: Electron density profile at the source contact for (a)  $L_{\rm sp}=0$  nm,  $L_{\rm ChExt}=17$  nm, (b)  $L_{\rm sp}=3$  nm,  $L_{\rm ChExt}=17$  nm and (c)  $L_{\rm sp}=3$  nm,  $L_{\rm ChExt}=11$  nm.  $V_{\rm GS}$  is 3 V. Other configuration details are listed in Fig. 1.



Fig. 8: Delay at optimal wire dimensions and corresponding power consumption in various projected scenarios for a full gate, compared to a configuration with reduced S/D contact overlap and a configuration with an additional channel opening. The ideal case combines all projected improvements.  $L_{\rm sp}$  is 0nm. Other configuration details are listed in Fig. 1.

to reduce parasitic capacitance [10]. Indeed, Figs. 5 and 6 confirm the same trends for  $L_{\rm sp}$ =3 nm, although a larger penalty exists for reducing the overlap of the back gate with the spacer region, because of a sharply increasing access resistance. Fig. 7 shows a 1 nm S/D overlap is sufficient to induce an electron density in the spacer region similar to the no spacer case (Fig. 7(a) and (b)). If the overlap with the spacer region is reduced, the electron density drops (Fig. 7(c)), resulting in a larger resistivity.



Fig. 9: Drive resistance and load capacitance in various projected scenarios for a full gate, compared to a configuration with reduced S/D contact overlap and a configuration with an additional channel opening. The ideal case combines all projected improvements.  $L_{\rm sp}$  is 0nm. Other configuration details are listed in Fig. 1.

Finally, we project whether the  $\tau_{\rm D}$  and P advantages of reducing the back gate hold in a number of improvement scenarios that represent a future maturing of the technology. Fig. 8 shows that the two back gate reduction scenarios, one with the S/D overlap reduced to 1 nm and one with an additional channel opening of 5 nm, can be seen to retain the P advantage at similar  $\tau_{\rm D}$  to the full back gate configuration. This is generally true for both wire lengths, but for the longer wires ( $L_{\rm w} = 300$ CPP), adding the channel opening on top of the S/D overlap reduction can negatively affect  $\tau_{\rm D}$ . Fig. 9 shows that it is indeed the consistent drop in  $C_{\rm load}$  with the decrease in back gate size that causes the lower P, even when  $R_{\rm drive}$  tends to increase.

## V. CONCLUSION

We showed using interconnect-aware calibrated TCAD simulations that back gate reduction is a viable strategy in double gate devices to avoid power consumption penalties from the increased gate capacitance while retaining the delay advantage over a single gate device. Although this delay advantage comes both from an improved control over the channel and the Schottky contacts, the overlap with the latter can be strongly reduced as a result of edge injection of the carriers. We showed that the advantages of back gate reduction increase for locally interconnected devices. This study provides a guideline in the trade-off between delay-power performance and process complexity.

## **ACKNOWLEDGMENTS**

This work was supported by imec's Industrial Affiliation Program.

#### REFERENCES

- B. Liu, A. Abbas, and C. Zhou, "Two-Dimensional Semiconductors: From Materials Preparation to Electronic Applications," *Advanced Electronic Materials*, 2017.
- [2] Y. Yoon, K. Ganapathi, and S. Salahuddin, "How good can monolayer MoS2 transistors be?" *Nano letters*, vol. 11, no. 9, pp. 3768–3773, 2011.
- [3] Y.-H. Lee, X.-Q. Zhang, W. Zhang, M.-T. Chang, C.-T. Lin, K.-D. Chang, Y.-C. Yu, J. T.-W. Wang, C.-S. Chang, L.-J. Li *et al.*, "Synthesis of large-area MoS2 atomic layers with chemical vapor deposition," *Advanced Materials*, vol. 24, no. 17, pp. 2320–2325, 2012.
- [4] C. D. English, G. Shine, V. E. Dorgan, K. C. Saraswat, and E. Pop, "Improved contacts to MoS2 transistors by ultra-high vacuum metal deposition," *Nano letters*, vol. 16, no. 6, pp. 3824–3830, 2016.
- [5] D. Verreck, G. Arutchelvan, C. J. Lockhart De La Rosa, A. Leonhardt, D. Chiappe, A. K. A. Lu, G. Pourtois, P. Matagne, M. M. Heyns, S. De Gendt, A. Mocuta, and I. P. Radu, "The Role of Nonidealities in the Scaling of MoS2 FETs," *IEEE Transactions on Electron Devices*, vol. 65, no. 10, pp. 4635–4640, Oct 2018.
- [6] D. Verreck, G. Arutchelvan, I. Ciofi, M. M. Heyns, and I. P. Radu, "Interconnect-device co-optimization for field-effect transistors with two-dimensional materials," in 2018 IEEE International Interconnect Technology Conference (IITC), June 2018, pp. 73–75.
- [7] I. Ciofi, A. Contino, P. J. Roussel, R. Baert, V.-H. Vega-Gonzalez, K. Croes, M. Badaroglu, C. J. Wilson, P. Raghavan, A. Mercha *et al.*, "Impact of wire geometry on interconnect RC and circuit delay," *IEEE Trans. Elec. Dev.*, vol. 63, no. 6, pp. 2488–2496, 2016.
- [8] G. Arutchelvan, C. J. L. de la Rosa, P. Matagne, S. Sutar, I. Radu, C. Huyghebaert, S. De Gendt, and M. Heyns, "From the metal to the channel: a study of carrier injection through the metal/2D MoS2 interface," *Nanoscale*, vol. 9, no. 30, pp. 10869–10879, 2017.
- [9] A. Prakash, H. Ilatikhameneh, P. Wu, and J. Appenzeller, "Understanding contact gating in Schottky barrier transistors from 2D channels," *Scientific Reports*, vol. 7, p. 12596, July 2017.
- [10] C. D. English, K. K. Smithe, R. L. Xu, and E. Pop, "Approaching ballistic transport in monolayer MoS2 transistors with self-aligned 10 nm top gates," in *Electron Devices Meeting (IEDM)*, 2016 IEEE International. IEEE, 2016, pp. 5–6.