

Modeling and Finite Element Simulation of Gate Leakage in Cylindrical GAA Nanowire FETs

Ashutosh Mahajan^{*}, Ravi Solanki[†], Rosalina Sahoo[†] and Rajendra Patrikar[†]

^{*} Department of Electrical Engineering, IIT Bombay, Mumbai- 400 076, India

[†] Center for VLSI and Nanotechnology, Visvesvaraya National Institute of Technology, Nagpur-440 010, India.
Email: ashutosh@ee.iitb.ac.in

Abstract—The gate-all-around (GAA) nanowire based devices have generated research interest in recent years for their potential in scaling beyond 10nm as they offer excellent control over channel. Reduction in gate oxide thickness and low effective mass channel material for better drive current aid gate leakage which can put limit to further scaling. In this work, we study gate leakage problem for cylindrical nanowire (NW) GAA device and present a model to accurately compute lifetime of the quasi-bound-states (QBS) in inversion region of NW. We study scattering of cylindrical waves by solving Schrödinger equation with open boundary conditions using finite element method (FEM), and thereby calculate gate leakage current for the GAA device. We conduct survey of a broad range of device materials, investigate effect of device dimensions and stress on the gate tunneling leakage. We try to bring out the conditions at which direct tunneling current through the oxide is significant and can possibly exceed the maximum permissible gate current density.

Index Terms—Gate Leakage, Nanowire MOSFETs,

cases. Recently, fabrication of GAA In_{0.53}Ga_{0.47}As NW FETs are demonstrated in [9] [10] [11] showing excellent drive current, and it is important to study gate leakage for such III-V material GAA devices as well.

For the purpose of calculating the effect of quantum confinement, it usually suffices to treat the electrons as inhabiting bound states in a quantum well. However, for tunneling calculations, the states need to be treated as quasi-bound since the boundary conditions are open in the radial direction. Tunneling probability estimation is mostly based on WKB approximation that considers electrons traveling to the barrier as plane waves, whereas in NW due to strong confinement the states are strongly localized. The concept of tunneling probability is not meaningful for such states [12] and lifetime of these QBS needs to be calculated in order to accurately determine the tunneling current.

I. INTRODUCTION

Multigate devices are known to reduce short channel effects as channel is surrounded from various sides and among all, best electrostatic controllability over channel is achieved by GAA device as channel is covered from all sides [1] [2] [3]. Due to this advantage, GAA-NW-FET has generated lot of interest recently and it is considered the future of the ultimate CMOS transistor scaling [1], [4]. The cylindrical nanowire FETs with GAA are among the advanced structures that can provide better electrostatic integrity, and offer symmetry that can be utilized to simplify the device model.

Scaling the oxide thickness for continuing Moore's law results in exponential increase in gate leakage current, and diameter scaling increases ground-state energy and modify the effective mass as well that can cause significant impact on loss of inversion charge [5]. Gate leakage is known to be one of the most constraining limit to scaling. Therefore, evaluation of dependence of gate leakage on device geometry is required and corresponding scaling limits need to be determined.

Charge quantization and gate leakage in nanoscale GAA MOS structure are discussed in detail by Spinelli *et al.* [6]. However, study is limited to Si NW and for a fixed geometry. 3D gate leakage model for rectangular NW triple gate device is presented by Luisier *et al.* [7], however, it lacks a detailed mathematical model and study is limited to Si NW only. Cao *et al.* [8] present a compact model that compares ground state tunneling probabilities and study is done for limited oxide

II. MODEL

In this paper, we consider cylindrical, undoped MOS GAA device with nanowire diameter d_{nw} and oxide thickness t_{ox} as seen in cross sectional view on 2D FEM grid in Fig. (1). Charge density of GAA devices is obtained by employing self-consistent Schrödinger-Poisson simulation with the effective mass approximation to obtain potential profile required for the tunneling calculation. The electron wavefunction in the channel is the product of a 1D plane wave in the z direction and a 2D envelope function on the $x - y$ quantization plane of NW. The electron density inside channel in Hartree a.u. is given as

$$n = \sum_i \sum_v g^v \sqrt{\frac{2m_z^v kT}{\pi}} F_{-1/2} \left(\frac{E_F - E_i^v}{kT} \right) |\psi_i^v|^2 \quad (1)$$

where, g^v , m_z^v are degeneracy and effective mass in transport direction for v^{th} valley and $F_{-1/2}$ is the Fermi-Dirac integral of order -1/2 [6].

We model the system of cylindrical NW MOS structure with cylindrical gate as an open system in radial direction and gate contact as reservoir of electrons. Incoming cylindrical waves described by Hankel function aH_l^- hit the cylindrical barrier and are scattered-off in outward radial direction as seen in Fig. (1). The input amplitude of scattering state a goes to zero at




Fig. 1. A non-uniform FEM mesh, generated in GMSH [13], is used for saving computational time without compromising accuracy.

the resonance or pole in the complex-energy plane for QBS are the resonant poles of S-Matrix with complex energy

$$E = E_R - \frac{i\Gamma}{2}, \quad (2)$$

where, real part E_R is the resonance energy, its imaginary part Γ and the lifetime τ are related by $\tau = 1/(\Gamma)$ [14]. Outgoing resonant wavefunctions in the gate can be written as,

$$\psi_{out}(\rho, \theta) = r H_l^+(k_m \rho) \zeta(\theta), \quad (3)$$

where ζ is the complex phase and

$$k_m = \sqrt{2m_g^*(E - E_{fm})}, \quad (4)$$

where, E_{fm} is the gate fermi level and m_g is the effective mass in gate material. At contact, the wavefunction can be further simplified by considering asymptotic form of Hankel function. Schrödinger equation can be written in weak form as

$$\underbrace{\frac{1}{2m_g} \int_{\Gamma} \left(\frac{1}{2\rho_r} - ik_m \right) \Psi^* \Phi d\Gamma}_{C-k_m \Sigma} - E \underbrace{\int_{\Omega} \Psi^* \Phi d\Omega}_B + \underbrace{\left[\frac{1}{2} \int_{\Omega} \frac{1}{m_q^*} \nabla \Psi^* \nabla \Phi d\Omega + \int_{\Omega} U \Psi^* \Phi d\Omega \right]}_A = 0, \quad (5)$$

where, m_q^* is mass in quantization plane and Σ is complex self-energy matrix representing the open boundary condition. Putting the value of E from (4), above equation can be written as quadratic eigenvalue equation

$$(\mathbf{H} - k_m \Sigma - k_m^2 \mathbf{D}) \Psi = 0, \quad (6)$$

where,

$$\mathbf{H} = \mathbf{A} + \mathbf{C} - E_{fm} \mathbf{B}; \quad \mathbf{D} = \frac{1}{2m_g} \mathbf{B}. \quad (7)$$

Above eigenvalue equation can be solved by the sparse solvers to obtain Ψ and the complex wavevector k_m , and

thereby the complex energy eigenvalue can be obtained. The finite element matrices are assembled in the Distributed and Unified Numerics Environment (DUNE), that is a modular toolbox for solving differential equations with grid-based methods [15]. Eigenvalue problem in (6) is solved using packages 'Portable, Extensible Toolkit for Scientific Computation' (PETSc) and 'Scalable Library for Eigenvalue Problem Computations' (SLEPc). SLEPc is a software library for the solution of large sparse eigenvalue problems on parallel computers [16].

The tunneling current density due to QBS in NW structure can be written in terms of lifetime τ_i^v for i^{th} state in v^{th} valley,

$$J_{qbs} = \sum_i \sum_v \frac{g^v}{\pi(d_{nw} + 2t_{ox})} \sqrt{\frac{2m_z^v kT}{\pi}} F_{-1/2} \left(\frac{E_F - E_i^v}{kT} \right) \frac{1}{\tau_i^v}. \quad (8)$$

III. SIMULATION RESULTS AND DISCUSSION

The parameter values for different channel and oxide materials that are considered in the simulation are shown in Table. (I) and (II), respectively. Band offset of $\text{In}_{.53}\text{Ga}_{.47}\text{As}$, InAs and GaN with Al_2O_3 is taken as 3.1, 3.6 and 2.16eV, respectively. The same for Si with SiO_2 is taken as 3.1eV.

Self-consistent Schrödinger-Poisson simulations are run for a non-uniform grid as shown in Fig. (1) for generating the band profiles at a given gate bias. Once the band profiles are obtained, a quadratic eigenvalue equation (6) is linearized and solved as described in [17] to get the lifetime of the states and its contribution towards the tunneling current. The bound quantum state wavefunctions in channel and leaky QBS obtained by self-consistent simulation and lifetime calculations can be seen in Fig. (2) and (3), respectively. Simulator is validated against the available tunneling current data for Si/SiO_2 NW in Ref [6] which can be seen in Fig. (4).

TABLE I
PARAMETERS VALUES FOR CHANNEL MATERIALS

Materials	E_g	ϵ_r	n_i	χ_e	m_q	m_z	g
Si	1.12	11.8	1.45E10	4.0	0.43	0.19	4
					0.19	0.98	2
$\text{In}_{.53}\text{Ga}_{.47}\text{As}$	0.74	13.9	6.4E11	4.5	0.04	0.04	1
InAs	0.36	15.15	2E14	4.9	0.08	0.08	1
GaN	3.2	8.9	2E-10	4.1	0.3	0.3	1

TABLE II
PARAMETERS VALUES FOR OXIDE MATERIALS

Materials	E_g (eV)	ϵ_r	m_e^*
SiO_2	9	3.9	0.5
HfO_2	5.9	25	0.2
Al_2O_3	6.5	9	0.2

Self-consistent charge density obtained from the model is shown for different NW devices in Fig. (5). Charge density is minimum for $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ channel due lower m_q which results in larger confinement energy and smaller fermi function.




Fig. 2. 3D plot of wavefunctions for various states in the channel with vanishing boundary condition on gate




Fig. 3. 2D color plot of various QBS with barrier height reduced to 1eV in order to visualize the tunneling. Tunneling from these states in the radial direction can be seen as ripples in the oxide.




Fig. 4. Validation of this model with the available data in Ref [6] for Si/SiO₂ device with $d_{nw}=6\text{nm}$ and $t_{ox}=4\text{nm}$.




Fig. 5. Charge density for different materials at $V_g=1\text{V}$ for $d_{nw} = 5\text{nm}$ with $t_{ox} = 2\text{nm}$.

The gate leakage dependence on oxide thickness for $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ NW device is shown in Fig. (6). There is almost three-decade increase in gate leakage with 1nm decrease in oxide thickness. This suggests that oxide scaling below 3nm requires nearly 0.2V voltage scaling per nm for maintaining same gate current density. The oxide scaling for $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ channel below 2nm will exceed gate current value $1\text{e}2 \text{ A/cm}^2$ which can pose a problem.

Fig. (7) shows that gate leakage for GaN device is significantly low even at high V_g . It can also be seen that $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ with composite oxide have lower leakage than InAs for $V_g < 0.7\text{V}$. Use of composite $\text{Al}_2\text{O}_3/\text{HfO}_2$ (EOT = 0.56nm) stack does not significantly increase direct tunneling current compared with single Al_2O_3 (EOT = 0.86nm) having the same physical thickness. Noticeably, the lower leakage current at $V_g = 1\text{V}$ for Si/SiO₂ device compared to InAs and $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ with Al_2O_3 oxide indicate larger lifetime for Si as its charge density is comparatively higher (see Fig. (5)). Electron lifetime depends on field across oxide, NW diameter and the channel and oxide effective mass. As NW diameter is same for all devices, larger lifetime in Si/SiO₂ device despite high oxide field is because of comparatively higher oxide mass and m_q .

Decreasing channel diameter increases the confinement energy and channel effective mass [18] [19]. This results in reduced charge density due to reduction in fermi function. Lifetime increase with increasing effective mass. Thus, NW diameter scaling reduce gate leakage current as seen in Fig. (8).

Compressive strain lowers the gate leakage as seen in Fig. (9) which is computed by considering modified band valleys Δ_2 and Δ_4 as described in Mehrotra *et. al* [3]. For the GAA devices studied, gate leakage does not exceed $1\text{e}2 \text{ A/cm}^2$ at 1V for EOT larger than 0.9nm.




Fig. 6. Gate current-voltage characteristics of In_{0.53}Ga_{0.47}As with $d_{nw} = 5\text{nm}$ and various Al₂O₃ thickness.




Fig. 9. Gate leakage for compressive strained and unstrained Si NW with $d_{nw} = 5\text{nm}$ with $t_{ox} = 2\text{nm}$.




Fig. 7. Gate current-voltage characteristics of different channel-oxide materials with $d_{nw} = 5\text{nm}$ and oxide thickness of 2nm . Al₂O₃/HfO₂ is 1nm each keeping same physical thickness for comparison.




Fig. 8. Variation of gate current-voltage characteristics of Si/SiO₂ with $d_{nw} = 2.5\text{nm}, 3.5\text{nm}, 4.5\text{nm}$ and 5.5nm , $t_{ox} = 2\text{nm}$.

IV. CONCLUSION

The gate leakage current in cylindrical NW MOS structure is calculated for various channel, oxide materials, strain and geometries using a new method for computing lifetime of the QBS formed in cylindrical inversion region. In_{0.53}Ga_{0.47}As and InAs channel material devices give rise to higher leakage current compared to Si device due to lower channel and oxide effective mass. It is found that GaN has the lowest gate leakage as compared to other channel materials due to its high bandgap. In_{0.53}Ga_{0.47}As with composite oxide structure show highest gate leakage among the studied devices at 1V gate bias. Compressive strain and diameter scaling are found to reduce gate leakage current density.

ACKNOWLEDGMENTS

The authors would like to thank helpful discussions with Mr. Yogesh Agarwal and Ms. Meena Tulasi.

REFERENCES

- [1] K. J. Kuhn, "Considerations for ultimate cmos scaling," *IEEE Transactions on Electron Devices*, vol. 59, no. 7, pp. 1813–1828, Jul. 2012. [Online]. Available: <http://ieeexplore.ieee.org/document/6200837/>
- [2] J. T. Park and J. P. Colinge, "Multiple-gate soi mosfets: device design guidelines," *IEEE Transactions on Electron Devices*, vol. 49, no. 12, pp. 2222–2229, Dec. 2002. [Online]. Available: <http://ieeexplore.ieee.org/document/1177988/>
- [3] S. R. Mehrotra, S. Kim, T. Kubis, M. Povolotskyi, M. S. Lundstrom, and G. Klimeck, "Engineering nanowire n-mosfets at $l_g < 8\text{nm}$," *IEEE Transactions on Electron Devices*, vol. 60, no. 7, pp. 2171–2177, Jul. 2013. [Online]. Available: <http://ieeexplore.ieee.org/document/6523122/>
- [4] J. Appenzeller, J. Knoch, M. T. Bjork, H. Riel, H. Schmid, and W. Riess, "Toward nanowire electronics," *IEEE Transactions on Electron Devices*, vol. 55, no. 11, pp. 2827–2845, Nov. 2008. [Online]. Available: <http://ieeexplore.ieee.org/document/4668569/>
- [5] M. V. Fischetti, B. Fu, and W. G. Vandenberghe, "Theoretical study of the gate leakage current in sub-10-nm field-effect transistors," *IEEE Transactions on Electron Devices*, vol. 60, no. 11, pp. 3862–3869, Nov. 2013. [Online]. Available: <http://ieeexplore.ieee.org/document/6606867/>
- [6] A. S. Spinelli, C. Monzio Compagnoni, A. Maconi, S. M. Amoroso, and A. L. Lacaita, "Quantum-mechanical charge distribution in cylindrical gate-all-around mos devices," *IEEE Transactions on Electron Devices*, vol. 59, no. 7, pp. 1837–1843, Jul. 2012. [Online]. Available: <http://ieeexplore.ieee.org/document/6186813/>
- [7] M. Luisier, A. Schenk, and W. Fichtner, "Three-dimensional modeling of gate leakage in si nanowire transistors," *IEEE*, Dec. 2007, pp. 733–736. [Online]. Available: <http://ieeexplore.ieee.org/document/4419051/>

- [8] W. Cao, C. Shen, S. Q. Cheng, D. M. Huang, H. Y. Yu, N. Singh, G. Q. Lo, D. L. Kwong, and M.-F. Li, "Gate tunneling in nanowire mosfets," *IEEE Electron Device Letters*, vol. 32, no. 4, pp. 461–463, Apr. 2011. [Online]. Available: <http://ieeexplore.ieee.org/document/5725159/>
- [9] N. Conrad, S. Shin, J. Gu, M. Si, H. Wu, M. Masuduzzaman, M. A. Alam, and D. Y. Peide, "Performance and variability studies of ingaas gate-all-around nanowire mosfets," *IEEE Transactions on Device and Materials Reliability*, vol. 13, no. 4, pp. 489–496, 2013.
- [10] N. Waldron, C. Merckling, L. Teugels, P. Ong, S. A. U. Ibrahim, F. Sebaai, A. Pourghaderi, K. Barla, N. Collaert, and A. V.-Y. Thean, "Ingaas gate-all-around nanowire devices on 300mm si substrates," *IEEE Electron Device Letters*, vol. 35, no. 11, pp. 1097–1099, 2014.
- [11] J. J. Gu, X. Wang, H. Wu, J. Shao, A. T. Neal, M. J. Manfra, R. G. Gordon, and P. D. Ye, "20–80nm channel length ingaas gate-all-around nanowire mosfets with eot= 1.2 nm and lowest ss= 63mv/dec," in *Electron Devices Meeting (IEDM), 2012 IEEE International*. IEEE, 2012, pp. 27–6.
- [12] S. Tiwari, F. Rana, H. Hanafi, A. Hartstein, E. F. Crabb, and K. Chan, "A silicon nanocrystals based memory," *Appl. Phys. Lett.*, vol. 68, no. 10, pp. 1377–1379, Mar. 1996.
- [13] C. Geuzaine and J.-F. Remacle, "Gmsh: A 3-d finite element mesh generator with built-in pre-and post-processing facilities," *International journal for numerical methods in engineering*, vol. 79, no. 11, pp. 1309–1331, 2009.
- [14] A. M. Perelomov and Y. B. Zeldovich, "Quasi-stationary states," in *Quantum Mechanics, Selected Topics*. World Scientific, Dec 1998, pp. 255–304.
- [15] P. Bastian, M. Blatt, A. Dedner, C. Engwer, R. Klfkorn, M. Ohlberger, and O. Sander, "A generic grid interface for parallel and adaptive scientific computing. part i: abstract framework," *Computing*, vol. 82, no. 2-3, pp. 103–119, Jul. 2008. [Online]. Available: <http://link.springer.com/10.1007/s00607-008-0003-x>
- [16] V. Hernandez, J. E. Roman, and V. Vidal, "Slepc, a scalable and flexible toolkit for the solution of eigenvalue problems," *ACM Transactions on Mathematical Software*, vol. 31, no. 3, pp. 351–362, Sep. 2005. [Online]. Available: <http://portal.acm.org/citation.cfm?doid=1089014.1089019>
- [17] A. Mahajan, D. Gawhane, and R. Patrikar, "Finite element modeling of fowler-nordheim program-erase process in high- k interpolate dielectric flash memories," *IEEE Transactions on Electron Devices*, vol. 63, no. 12, pp. 4729–4736, Dec. 2016. [Online]. Available: <http://ieeexplore.ieee.org/document/7723901/>
- [18] J. Wang, A. Rahman, A. Ghosh, G. Klimeck, and M. Lundstrom, "On the validity of the parabolic effective-mass approximation for the iv calculation of silicon nanowire transistors," *IEEE Transactions on Electron Devices*, vol. 52, no. 7, pp. 1589–1595, 2005.
- [19] Y. Zheng, C. Rivas, R. Lake, K. Alam, T. B. Boykin, and G. Klimeck, "Electronic properties of silicon nanowires," *IEEE transactions on electron devices*, vol. 52, no. 6, pp. 1097–1103, 2005.