3D MC Simulations of Strain, Channel Orientation, and Quantum Confinement Effects in Nanoscale Si SOI FinFETs

Muhammad A. Elmessary^{1,2}, Daniel Nagy³, Manuel Aldegunde⁴, Antonio J. García-Loureiro³ and Karol Kalna¹
 ¹ESDC, College of Engineering, Swansea University, Swansea SA1 8EN, Wales, United Kingdom
 ²Math. & Engineering Physics Dept., Faculty of Engineering, Mansoura University, Mansoura 35516, Egypt
 ³CITIUS, Universidade de Santiago de Compostela, 15782 Santiago de Compostela, Galicia, Spain
 ⁴WCPM, School of Engineering, University of Warwick, Coventry CV4 7AL, England, United Kingdom

Email: M.A.A.Elmessary.716902@swansea.ac.uk, Phone: +44 (0) 1792 602816

Abstract-An in-house 3D Finite Element (FE) Monte Carlo (MC) toolbox is used to study the effects of uniaxial tensile strain in nanoscale Si n-channel SOI FinFETs with two channel orientations ($\langle 100 \rangle$ and $\langle 110 \rangle).$ We simulate a FinFET with a rectangular-like cross-section (4.5 nm×11 nm) and a gate length of 8.1 nm with EOT=0.55 nm and study the effects of two types of tensile strain: uniaxial $\langle 100\rangle$ and uniaxial $\langle 110\rangle$ with strain strengths of 0.5%, 0.7% and 1.0%. To show how quantum confinement can degrade the effectiveness of strain engineering, we compare the results with a bigger device with a rectangularlike cross section (12 nm \times 30 nm) and a gate length of 25 nm with EOT=1.12 nm. It is found that applying the uniaxial (100)strain increases more the on-current than the uniaxial $\langle 110
angle$ strain. Moreover, with increasing the strain strength, the quantum confinement induced pre-existing valley splitting starts to weaken the strain effect especially in the $\langle 110 \rangle$ channel orientation.

I. INTRODUCTION

To suppress short channel effects, new device architectures and new materials are increasingly introduced into solutions for mass production in upcoming technology nodes. Multigate FETs like FinFETs and nanowire FETs are proven now to be the solutions for sub-10 nm technology because of their superior electrostatic integrity [1]–[3]. Strain engineering, as a well-known performance booster, remains a necessary enhancement option even in the nanoscaled devices. Strain technology can enhance the drain current without decreasing the transistor gate length. Furthermore, the technique is compatible with the new device structures such as multi-gate, SOI and high- κ /metal gate devices, delivering increase in drive currents [4] without sacrificing too much production cost. This beneficial impact of strain occurs because strain reduces crystal symmetry lifting band degeneracy and allows band warping. Thus more electrons can be driven into the valleys with a light effective mass in the transport direction [5], [6]. However, the effectiveness of strain can be reduced due to the pre-existing quantum confinement induced valley splitting [7].

In this work, we study the effects of strain in nanoscale Si n-channel SOI FinFETs with quantum confinement along-side with different channel orientations. The FinFET under study has a rectangular-like cross-section (4.5 nm×11 nm) and a gate length of 8.1 nm with EOT=0.55 nm (Fig. 1). We simulate two different channel orientations: the $\langle 100 \rangle$ (Fig. 2(a)) and



Fig. 1. Schematic of the investigated $8.1~{\rm nm}$ gate length n-channel Si SOI FinFET (EOT=0.55 nm).



Fig. 2. Conduction band constant energy ellipsoids along Δ valleys in silicon for (a) $\langle 100 \rangle$ and (b) $\langle 110 \rangle$ channel orientations. Each of the three ellipsoids is double degenerate.

the $\langle 110 \rangle$ (Fig. 2(b)) and study the effects of two types of



Fig. 3. Six silicon valleys, showing the confinement plane. The transport direction is the x-axis.

tensile strain: uniaxial $\langle 100 \rangle$ and uniaxial $\langle 110 \rangle$ with strain strengths of 0.5%, 0.7% and 1.0%. To show how the quantummechanical confinement can affect the effectiveness of strain engineering, we compare the results with a bigger device with a rectangular-like cross section (12 nm×30 nm) and gate length of 25 nm with EOT=1.12 nm [8].

II. 3-D MONTE CARLO SIMULATION TOOLBOX

We apply our in-house 3D Finite Element (FE) Monte Carlo (MC) toolbox which accounts for quantum confinement by using a calibration-free anisotropic Schrödinger equation based quantum corrections (SEQC) [8]–[11]. The simulation toolbox uses anisotropic non-parabolic bandstructure for transport [12] with all Si-related electron scattering mechanisms including interface roughness and ionised impurity scatterings. More details on the 3D MC transport model can be found in Refs. [8], [9], [11], [13]. The finite element (FE) method accounts for the complex 3-D geometry of FinFET device which gives accurate description of the quantum confinement and is capable to take into account all transistor domain including access resistance of the source/drain without need of any post-processing of I-V data [8].

In this work, we study only uniaxial strain since, for the 3-D nanoscale multi-gate FETs, the uniaxial strain (where the strain is applied along the transport direction) is adopted over biaxial strain (where the strain is evenly distributed over the whole surface) because the former can deliver a larger performance improvement [6], [14]. The biaxial strain is becoming more and more difficult to apply in ultra scaled devices. In addition, the threshold voltage change due to uniaxial strain is much smaller which is critical for high- κ /metal gate devices [15].

To model the effects of strain, the silicon valley edges $\Delta E_{\rm C}$ are shifted according to the strain type and strain strength [16]. For the uniaxial $\langle 110 \rangle$ strain, the effective masses are adjusted for $\Delta 3$ valleys to account for warping due to uniaxial $\langle 110 \rangle$ stress resulting in lighter m_t of $\Delta 3$ valleys parallel to the stress [16]. Fig. 3 illustrates the six silicon valleys positioned with respect to the confinement plane and the transport direction (*x*-axis). Table I collects the valley-edge shifts for the 0.5%, 0.7% and 1.0% tensile strain considered in this work [16].



Fig. 4. I_D -V_G characteristics at V_D=0.6 V in the $\langle 100 \rangle$ channel orientation under uniaxial $\langle 100 \rangle$ strain with different strengths (8.1 nm gate device).

III. STRAIN EFFECTS IN NANOSCALED SI SOI FINFETS

Fig. 4 shows I_D-V_G characteristics for the 8.1 nm gate device in the $\langle 100 \rangle$ channel orientation under uniaxial $\langle 100 \rangle$ strain with a strength of 0.5%, 0.7% and 1.0% at $V_{\rm D} \mbox{=} 0.6$ V. The oncurrent (at V_G=1.0 V) increases by 7%, 8.5% and 10.3% under the uniaxial $\langle 100\rangle$ strain with a strength of $0.5\%,\,0.7\%$ and 1.0%, respectively. However, we notice some deterioration to the sub-threshold slope under increasing strain conditions. This is because the strain will reduce an overall density of states in the transport directions (as the lighter electron effective mass participation in the transport increases with increasing strain) causing increase in kinetic energy of electrons in the subthreshold region resulting in the increase of leakage current. Fig. 5 plots the 3 Δ valleys contributions to the current in the $\langle 100 \rangle$ device under uniaxial $\langle 100 \rangle$ strain with different strengths to show how different valleys contribute to the current. In the uniaxial $\langle 100 \rangle$ strain, $\Delta 1$ conduction band edge

TABLE I. VALLEY-EDGE SHIFTS FOR Δ VALLEYS IN SI WITH DIFFERENT TYPES AND STRENGTHS OF TENSILE STRAIN [16].

Strain type	Uniaxial (100) strain			Uniaxial $\langle 110 \rangle$ strain		
strain strength	0.5%	0.7%	1.0%	0.5%	0.7%	1.0%
$\Delta 1$	+0.03eV	+0.042eV	+0.06eV	-0.01eV	-0.014eV	-0.02eV
$\Delta 2$	-0.045eV	-0.063eV	-0.09eV	-0.01eV	-0.014eV	-0.02eV
$\Delta 3$	-0.045eV	-0.063eV	-0.09eV	-0.065eV	-0.091eV	-0.13eV

TABLE II. EFFECTIVE-MASS TENSOR AND EFFECTIVE TRANSPORT MASS OF Δ valleys for $\langle 100 \rangle$ and $\langle 110 \rangle$ channel orientations where $1/m_{yz}^*=0$ and degeneracy = 2. Wafer orientation is [100] [9].

Orientation	Valley	$1/m_{yy}^*$	$1/m_{zz}^*$	$m^*_{ m Tr}$
(100)	Δ 1	1 /	1 /	
$\langle 100 \rangle$	$\Delta 1$	$1/m_t$	$1/m_t$	m_l
$\langle 100 \rangle$	$\Delta 2$	$1/m_l$	$1/m_t$	m_t
$\langle 100 \rangle$	$\Delta 3$	$1/m_t$	$1/m_l$	m_t
$\langle 110 \rangle$	$\Delta 1$	$(m_t + m_l)/(2m_t m_l)$	$1/m_t$	$(m_t + m_l)/2$
$\langle 110 \rangle$	$\Delta 2$	$(m_t + m_l)/(2m_t m_l)$	$1/m_t$	$(m_t + m_l)/2$
$\langle 110 \rangle$	$\Delta 3$	$1/m_t$	$1/m_l$	m_t

Simulation of Semiconductor Processes and Devices 2016 Edited by E. Bär, J. Lorenz, and P. Pichler



Fig. 5. Valley contributions to the current at V_D=0.6 V in the $\langle 100 \rangle$ channel orientation under uniaxial $\langle 100 \rangle$ strain with different strengths (8.1 nm gate device).



Fig. 6. Valley contributions to the current at V_D=1.0 V in the $\langle 100 \rangle$ channel orientation under uniaxial $\langle 100 \rangle$ strain with different strengths (25 nm gate device).

is shifted up reducing its contribution to the drain current because it has the largest effective transport mass (m_1) (see Table II). $\Delta 2$ and $\Delta 3$ bands are shifted down increasing their contributions to the drain current since they have a smaller effective transport mass (m_t). However, $\Delta 3$ valley contributes more to the current with increasing strain since the valley lays in the less confined direction (z-axis). On the other hand, $\Delta 2$ valley contributes less to the current because the confinement is much larger in the y-direction reducing the effectiveness of strain. To see the effect of confinement over strain, we simulate a FinFET with a gate length of 25 nm (Fig. 6) with a much less confined channel (a width of 12 nm and a height of 30 nm with rounded corners [8]). The 0.5% uniaxial $\langle 100 \rangle$ strain increases the drive current (at $V_G=1.0$ V) in the 25 nm gate length SOI FinFET by 21% compared to only 7% for the 8.1 nm gate length device. In addition, Figs. 5 and 6 compare the effect of



Fig. 7. I_D -V_G characteristics at V_D=0.6 V in the $\langle 110 \rangle$ channel orientation under uniaxial $\langle 110 \rangle$ strain with different strengths (8.1 nm gate device).



Fig. 8. Valley contributions to the current at V_D=0.6 V in the $\langle 110 \rangle$ channel orientation under uniaxial $\langle 110 \rangle$ strain with different strengths (8.1 nm gate device).

confinement on the contribution of each valley.

Fig. 7 shows I_D -V_G characteristics for the 8.1 nm gate SOI FinFET with a $\langle 110 \rangle$ channel orientation at V_D=0.6 V under uniaxial $\langle 110 \rangle$ strain with strengths of 0.5%, 0.7% and 1.0%. In the $\langle 110 \rangle$ orientation, a transformation of coordinates is performed since the ellipsoid principal axes are not aligned with the device coordinate system [9], [17]. Without applying any strain, the $\langle 100 \rangle$ channel device delivers more current (20%) than the $\langle 110 \rangle$ channel device due to enhanced mobility (lighter effective transport mass). When applying uniaxial $\langle 110 \rangle$ strain, the on-current (at V_G=1.0 V) is increasing by 3.9%, 5%, and 5.4% at 0.5%, 0.7% and 1.0% strengths, respectively. Fig. 8 shows the 3 Δ valleys contributions to the current under uniaxial $\langle 110 \rangle$ strain with different strengths. Under the uniaxial $\langle 110 \rangle$ strain, the three conduction bands of Δ valleys are shifted down to increase their contribution to the drain current, especially the $\Delta 3$ valley since it has the smallest effective transport mass (m_t) (Table 2). $\Delta 3$ thus



Fig. 9. Valley contributions to the current at V_D=1.0 V in the $\langle 110 \rangle$ channel orientation under uniaxial $\langle 110 \rangle$ strain with different strengths (25 nm gate device).

contributes more to the current while $\Delta 1$ and $\Delta 2$ contribute less. Fig. 9 shows comparison for the less quantum confined 25 nm gate length device to clearly demonstrate the effect of minimising the quantum confinement. The 0.5% uniaxial $\langle 110 \rangle$ strain increases the drive current (at V_G=1.0 V) by 19% compared to only 3.9% in the 8.1 nm gate device.

IV. CONCLUSION

In conclusion, applying the uniaxial $\langle 100 \rangle$ strain in nanoscale multi-gate transistors with sub-10nm gate lengths increases the on-current much more than the uniaxial $\langle 110 \rangle$ strain. Moreover, with increasing the strain strength the quantum confinement induced pre-existing valley splitting starts to weaken the strain effect especially in the $\langle 110 \rangle$ channel. In the $\langle 100 \rangle$ channel device, the uniaxial $\langle 100 \rangle$ strain increases the oncurrent with a noticeable difference (by $7\%,\,8.5\%$ and 10.3%for strain strength of 0.5%, 0.7% and 1.0%, respectively). The on-current in the $\langle 110 \rangle$ channel orientation device is not affected by the strain engineering as much as in the $\langle 100 \rangle$ channel (only 3.9%, 5%, and 5.4% for 0.5%, 0.7% and 1.0%strain, respectively). This is because the principal valleys in the $\langle 110 \rangle$ channel do not lay along the transport direction so that the contribution of the lighter electron effective mass into transport is limited.

REFERENCES

- [1] J.-P. Colinge, Ed., "FinFETs and Other Multi-Gate Transistors," *New York, NY, USA: Springer-Verlag*, 2010.
- [2] T. B. Hook, "Fully depleted devices for designers: FDSOI and FinFETs," in Proc. IEEE Custom Integr. Circuits Conf., Sep. 2012, pp. 17.
- [3] S. Bangsaruntip et al., "Density scaling with gate-all-around silicon nanowire MOSFETs for the 10 nm node and beyond," *IEDM Tech. Dig.*, pp. 526–529, 2013.
- [4] X. Yang, "Strain effects on the performance of silicon MOSFETS," *PhD* thesis, University of Florida, 2009.
- [5] Keng-Ming Liu, Leonard F. Register, and Sanjay K. Banerjee, "Quantum Transport Simulation of Strain and Orientation Effects in Sub-20 nm Silicon-on-Insulator FinFETs," *IEEE Trans. Electron Devices*, vol. 58, no. 10, 2011.

- [6] M. Chu, Y. Sun, U. Aghoram, and S. E. Thompson, "Strain: A Solution for Higher Carrier Mobility in Nanoscale MOSFETs," *Annu. Rev. Mater. Res.*, vol. 39, pp. 203229, 2009.
- [7] M. V. Fischetti, F. Gamiz and W. Hansch, "On the enhanced electron mobility in strained- silicon inversion layers," *J. Appl. Phys.*, vol. 92, no. 12, pp. 7320-7324, 2002.
- [8] M. Aldegunde, A. J. García-Loureiro, and K. Kalna, "3D Finite Element Monte Carlo Simulations of Multigate Nanoscale Transistors," *IEEE Trans. Electron Devices*, vol. 60, no. 5, pp. 1561–1567, 2013.
- [9] M. A. Elmessary, D. Nagy, M. Aldegunde, J. Lindberg, W. Dettmer, D. Perić, A. J. García-Loureiro and K. Kalna, "Anisotropic Quantum Corrections for 3-D Finite-Element Monte Carlo Simulations of Nanoscale Multigate Transistors," *IEEE Trans. Electron Devices*, vol. 63, no. 3, pp. 933-939, 2016.
- [10] D. Nagy, M. A. Elmessary, M. Aldegunde, R. Valin, A. Martinez, J. Lindberg, W. G. Dettmer, D. Perić, A. J. García-Loureiro, and K. Kalna, "3-D Finite Element Monte Carlo Simulations of Scaled Si SOI FinFET With Different Cross Sections," *IEEE Trans. Nanotechnology*, vol. 14, no. 1, pp. 93-100, 2015.
- [11] J. Lindberg, M. Aldegunde, D. Nagy, W. G. Dettmer, K. Kalna, A. J. García-Loureiro, and D. Perić, "Quantum Corrections Based on the 2D Schrödinger Equation for 3D Finite Element Monte Carlo Simulations of Nanoscaled FinFETs," *IEEE Trans. Electron Devices*, vol. 61, no. 2, pp. 423–429, 2014.
- [12] A. Islam, B. Benbakhti, and K. Kalna, "Monte Carlo study of ultimate channel scaling in Si and In_{0.3}Ga_{0.7}As bulk MOSFETs," *IEEE Trans. Nanotechnol.*, vol. 10, no. 6, pp. 1424–1432, Nov. 2011.
- [13] M. Aldegunde, N. Seoane, A. J. García-Loureiro, and K. Kalna, "Reduction of the self-forces in Monte Carlo simulations of semiconductor devices on unstructured meshes," *Comput. Phys. Commun.*, vol. 181, no. 1, pp. 24–34, Jan. 2010.
- [14] G. Sun, Y. Sun, T. Nishida, S. E. Thompson, "Hole mobility in silicon inversion layers: stress and surface orientation," J. Appl. Phys., 102:084501, 2007.
- [15] S. E. Thompson, G. Sun, Y. S. Choi, and T. Nishida, "Uniaxial-processinduced strained- Si: Extending the CMOS Roadmap," *IEEE Trans. Electron Devices*, vol. 53, no. 5, pp. 1010-1020, 2006.
- [16] K. Uchida, T. Krishnamohan, K. C. Saraswat, and Y. Nishi, "Physical mechanisms of electron mobility enhancement in uniaxial stressed MOSFETs and impact of uniaxial stress engineering in ballistic regime," *IEDM Tech. Dig.*, pp. 129-132, 2005.
- [17] A. Rahman, M. S. Lundstrom, and A. W. Ghosh, "Generalized effectivemass approach for n-type metal-oxide-semiconductor field-effect transistors on arbitrarily oriented wafers," *J. Appl. Phys.*, vol. 97, no. 5, pp. 053702, 2005.