Band-to-Band Tunneling Off-State Leakage in Ge Fins and Nanowires: Effect of Quantum Confinement

G. Eneman, A.S. Verhulst, A. De Keersgieter, A. Mocuta, N. Collaert, A. Thean
Imec
Kapeldreef 75, 3001 Heverlee, Belgium
E-mail: Geert.Eneman@imec.be

L. Smith, V. Moroz
Synopsys
Mountain View, CA, USA

Abstract—This simulation work studies whether band-to-band-tunneling leakage in short-channel germanium FinFETs and nanowires can be mitigated by the band gap widening resulting from quantum confinement. Through a combination of drift-diffusion and coupled Poisson-Schrödinger simulations, two possible solutions are investigated: can the BTBT rate be lowered sufficiently? Secondly, can the tunnel path be cut off by band gap widening? Our results indicate that by exploiting the band gap widening in narrow devices, gate-induced drain leakage due to band-to-band tunneling in Ge FinFETs and nanowires can meet the high-performance and low operating power off-state leakage specifications of CMOS technology. However, the low standby power off-state target seems out of reach.

Keywords—germanium; MOSFETs; leakage; band-to-band tunneling

I. INTRODUCTION

For CMOS digital logic applications, alternative channel materials like germanium and InxGa1-xAs are considered as replacements for silicon. Their main selling point is the excellent mobility, in particular the electron and hole mobility for germanium, and electron mobility for InxGa1-xAs. Recent publications show promising performance for Ge P-type devices [1,2] and InxGa1-xAs NFETs [3,4]. For Ge NFETs, despite the challenge to achieve a high-quality gate passivation and low-resistive source-drain contacts, significant progress is reported for the channel mobility [5,6].

Besides the promise of excellent performance, future FETs with germanium channels also need to meet the specifications with respect to off-state leakage. Here lies another challenge for Ge, as its small indirect (0.66 eV) and direct (0.82 eV) band gap [7] will lead to significantly increased leakage currents. In particular, Gate-Induced Drain Leakage (GIDL), which is mainly caused by Band-To-Band Tunneling (BTBT) has been identified as a potential showstopper [8-10]. Fig. 1 compares the BTBT generation rate in bulk germanium and silicon. At the same electric field, both direct tunneling (between the \( \Gamma \) points of the conduction and valence bands) and indirect tunneling (between the \( L \)-valleys of the conduction band and the top of the valence band) in germanium are significantly higher than indirect BTBT in silicon.

The purpose of this work is to study in how far the band gap widening in narrow fins and scaled nano-wires can be exploited to mitigate BTBT in the drain junctions of germanium-channel devices. As can be seen from Fig. 1, both direct and indirect tunneling in Ge are high and need to be considered. Two separate possible solutions are considered: First, band gap widening lowers the BTBT generation rates (Sec. IIA). Secondly, the BTBT tunnel path may be cut off in a short FET due to the larger band gap in a narrow channel (Sec. IIB).

In this work, the electric fields are simulated in off-state for fins and wires with 14 nm gate lengths, using Sentaurus-Device [7]. The band structure of Ge in the cross-section of a FinFET and nanowire is calculated using Sentaurus Band-Structure [7], a 2-dimensional coupled Poisson-Schrödinger simulator that uses a 6-band k.p solver for the valence bands, and effective-mass approximation with non-parabolicity correction for the conduction bands.
II. RESULTS

A. BTBT Rates in Fins and Wires

In a first step, the band structure is calculated for 30 nm-tall Ge FinFETs with varying widths, and rounded Ge wires with varying diameters. Fig. 2 shows the indirect and direct band gap of relaxed and stressed Ge FinFETs and wires. Especially for fin widths and wire diameters below 10 nm, significant band gap widening is observed. This is counteracted by the channel stress, that leads to lower band gaps.

![Figure 2. Direct (left) and indirect (right) band gap of Ge-channel FinFETs (top) and nanowires (bottom) with <110> channels, as a function of channel stress, for various fin widths and wire diameters. For fins, the fin height is 30nm. Tensile stresses have positive value, compressive stresses are negative.](image)

Secondly, the subband energies and curvature masses are used to calculate the BTBT rate using a formulation for direct tunneling in confined systems. For bulk materials, Kane’s formalism leads to the following generation rate given by [12, 13]:

\[
G = \sum_{\text{subbands}} \frac{9}{\pi^2} \frac{g}{18h} \frac{1}{L_x L_y} \frac{g\hbar E}{E_{\text{G,CutOff}}} \cdot \exp \left( \frac{-\pi m_r^{1/2} \mu_r^{3/2}}{2\hbar q E} \right) \text{ [/cm}^2\text{s]} \]

(1)

In the above formula, \( g \) is the spin degeneracy, \( q \) is the electron charge, \( E \) is the magnitude of the electric field, \( E_{\text{G}} \) is the direct band gap, and \( m_r \) is the reduced mass in a direction \( r \), given by \( m_r = m_{lh} + m_e \), \( m_{lh} \) and \( m_e \) are the light-hole, resp. the electron curvature masses in direction \( r \).

The calculated direct BTBT generation rate \( G \) for Ge-channel FinFETs and wires is shown in Fig. 3. The generation rates for fins and wires have been calculated using (2) and the band structure resulting from Sentaurus Band-Structure simulations. The generation rates for bulk Ge and Si use (1) and parameters taken from [10]. Fig. 3 also includes estimations of the generation rates leading to an off-state current of 100 nA/μm (‘HP’), 5 nA/μm (‘LOP’) and 10 pA/μm (‘LSTP’) in FinFETs, by assuming that the main BTBT in these devices takes place between the drain and channel region, over a distance that roughly corresponds to the spacer width \( W_S \). \( I_{\text{OFF,BTBT}} = q G F_{\text{W}_D} F_{\mu} W_S (F_{\text{W}_D} + 2F_{\mu}) \). The fin width \( F_{\mu} \) and the fin height \( F_{\mu} \) are taken constant as 7 and 30 nm, respectively. For \( W_S \), 5 nm is assumed.

As confinement leads to larger band gaps, the generation rate decreases for thinner fins and wires. As can be seen from Fig. 3, it is impossible for Ge to reach the generation rate of bulk silicon by using confinement. For FinFETs targeting the 7 nm node and working at a supply voltage of 0.6 V, typical electric fields in the drain-to-channel junction are found to be in the order of 1 MV/cm (not shown). Fig. 3 indicates that, to meet the off-state specifications (‘HP’, ‘LOP’ and ‘LSTP’ lines, Fig. 3) at an electric field of 1 MV/cm, very narrow fins or very thin wires are required. Alternatively, the electric fields need to be reduced in Ge devices. This can be done by graded or asymmetrical junctions, however this may come at the expense of increased parasitic series resistance and hence performance.

B. Tunnel Paths

Tunneling from the drain to the channel region can be cut off when there is no tunnel path available. This happens when the band gap \( E_G \) is larger than the drain-to-channel barrier in off-state (Fig. 4): \( E_G > E_{\text{G,CutOff}} = |E_{\text{C,Drain}} - E_{\text{C,Channel}}| \). Where \( E_{\text{C,Drain}} \) and \( E_{\text{C,Channel}} \) correspond to the highest resp. lowest positions of the conduction band in the drain and channel region. To first order, the supply voltage determines the energy level in the drain (\( E_{\text{C,Drain}} \)), while \( E_{\text{C,Channel}} \) depends on the target subthreshold off-state leakage. As a consequence, the height of the drain-to-channel barrier decreases for lower supply voltages and for higher target off-state subthreshold currents.
For the strained fins and wires, a compressive stress (2 GPa) from source to drain is assumed, which is preferred for p-type Ge devices with [110]-oriented channels. As the direct band gap is rather insensitive to compressive stress (Fig. 2, bottom), the maximum supply voltage for direct BTBT is insensitive to channel stress (Fig. 5). The indirect band gap reduces for compressive stress (Fig. 2, top), and hence the maximum supply voltage to cut off indirect BTBT is lower for strained devices (Fig. 6).

Sentaurus-Device simulations were done to calculate $E_{G,CutOff}$ for a variety of supply voltages and subthreshold off-state targets. Comparison of $E_{G,CutOff}$ with simulations of the confined band gap (Fig. 2) leads to the supply voltage requirements of Fig. 5 and Fig. 6, that show the maximum supply voltage to cut off direct resp. indirect BTBT leakage paths for relaxed and strained Ge-channel fins and nanowires.

Assuming a supply voltage of 0.6 V, Fig. 5 shows that for an $I_{OFF}$ target of 100 nA/μm, the direct tunneling BTBT path is cut off for fins with a fin width below 10 nm and wires with a diameter of 15 nm and below. For an $I_{OFF}$ of 5 nA/μm, fin widths below 5 nm or wire diameters below 10 nm are required. For an $I_{OFF}$ of 10 pA/μm, the direct tunnel path cannot be cut off for Ge fins, but it can likely be cut off for wires with a diameter below 5 nm.

As Ge’s indirect band gap is smaller than the direct gap, it is more difficult to cut off indirect BTBT than direct BTBT, as indicated by the smaller maximal supply voltages for indirect BTBT (Fig. 6). For fins, it is impossible to cut off indirect BTBT by confinement at a supply voltage $V_{DD}$ of 0.6 V (Fig. 6, top). For wires (Fig. 6, bottom), cutting off indirect BTBT at a $V_{DD}$ of 0.6 V is only possible for unstrained wires with a
diameter of 5 nm and below, and a relaxed $I_{\text{OFF}}$ target of 100 nA/μm. 

![Graph showing supply voltage vs. $I_{\text{OFF, Subt}}$ for different fin and wire diameters](image)

**Figure 6.** Maximal supply voltages to cut off indirect BTBT in relaxed and strained bulk Ge and Ge fins and nanowires with <110> channels, as function of target subthreshold off-state (in A/μm). Stress is parallel to the channel, i.e. in <110> direction. (Top) FinFETs with fin height 30nm and various fin widths. (Bottom) Nanowires with various diameters.

### III. CONCLUSIONS

The purpose of this paper is to estimate whether GIDL caused by BTBT in Ge-channel fins and wires can be suppressed enough to meet the off-state leakage targets for digital CMOS technologies. As both the direct and indirect band gap of Ge are small, direct and indirect BTBT need to be considered. Band gap widening due to quantum confinement in scaled devices can mitigate the GIDL issue in two ways: 1. by lowering the BTBT generation rate to acceptable levels, or alternatively, 2. by cutting off the BTBT paths in the drain-to-channel junction. The conclusions in the following paragraphs are made assuming a supply voltage $V_{\text{DD}}$ of 0.6 V, a junction design that leads to about 1 MV/cm electric fields in the drain junction, and limited channel stress (below 1 GPa).

GIDL can be reduced to meet a high-performance $I_{\text{OFF}}$ target of 100 nA/μm for fins with a fin width below 10 nm, and wires with less than 15 nm diameter: for this $I_{\text{OFF}}$ target, indirect tunneling is sufficiently low at 1 MV/cm even for bulk Ge (Fig. 1). The *direct* BTBT can be lowered to an acceptable level for fins with a fin width below 10 nm (Fig. 3, top). For wires with a diameter below 15 nm, no direct tunnel path is available. (Fig. 5, bottom).

To target an $I_{\text{OFF}}$ of 5 nA/μm, fin widths of 5 nm and lower, and wire diameters below 10 nm are sufficient to cut off the *direct* BTBT path (Fig. 5, top and bottom). For the indirect component, it is likely that the band gap widening at these dimensions will reduce the leakage level sufficiently, as the indirect leakage at an electric field of 1 MV/cm already roughly meets the 5 nA/μm target even for bulk germanium (Fig. 1).

An off-state current of 10 pA/μm seems out of reach for Ge FinFETs, as for direct BTBT, neither the current level can be lowered sufficiently (Fig. 3, top), or the tunnel path can be cut off (Fig 5, top) for reasonable fin widths. For wires, the direct tunnel path can be cut off for diameters below 5 nm (Fig. 5, bottom). However, whether the indirect tunneling leakage level can be sufficiently reduced is unclear.

Besides exploiting the effects of quantum confinement to reduce leakage, which is the purpose of this work, several other optimizations can be considered to reduce BTBT leakage in Ge-channel devices. The most obvious options, reducing the electric fields that generate BTBT by lowering the supply voltage or re-designing the doping levels in the junctions, may be undesired as they will degrade the performance and drive current of the technology. Other options may be more promising, such as band gap engineering of the drains by growing a larger-band gap material in the drains, and could be subject of further study. Finally, the GIDL studied here is only one leakage mechanism that is a concern for Ge CMOS technologies. Experimental data suggests that defect-generated mechanisms such as perimeter junction leakage at the semiconductor/isolation interface may provide another roadblock for a low-leakage Ge technology [10], and therefore should also be considered.

### REFERENCES