Channel-Potential Based Compact Model of Double-Gate Tunneling FETs Considering Channel-Length Scaling

Peng Wu, *Jinyu Zhang, Li Zhang and Zhiping Yu
Institute of Microelectronics
Tsinghua University
Beijing 100084, China
*Email: zhangjinyu@tsinghua.edu.cn

Abstract—A channel-potential based compact I-V model for Double-Gate Tunneling FETs (DG-TFETs) incorporating channel length scaling is presented. The model covers both sub-threshold and strong-inversion operation regimes and achieves good agreement with TCAD results while the channel length is scaled down to 10nm. The effect and mechanism of channel length scaling on the performance of DG-TFETs are investigated. As expected, the scaling down of channel length deteriorates off-state and sub-threshold performance of DG-TFETs and leads to worse output saturation characteristics. However, our compact model provides a quick and quantitative means to assess the impact of TFET scaling on the device performance.

I. INTRODUCTION

Tunneling FETs (TFETs) are widely considered as a promising candidate for low power applications as they can achieve a steeper sub-threshold swing (SS) than the 60mV/dec limit of conventional MOSFETs by exploring the band-to-band tunneling (BTBT). In order to facilitate TFET circuit design and simulation, an accurate, physics-based compact model for TFETs is essential. A number of models of TFETs have been reported in literatures [1–3]. However, most of these models assume a zero electric-field region in the channel [1, 2], hence can only be applied to devices with sufficiently long channels. Furthermore, some models ignore the effects of inversion charge in the channel and fail to reproduce the well-known superlinear onset of output characteristics in TFETs and have poor accuracy for strong inversion.

In this paper, we present a channel-potential based I-V model which rectifies these deficiencies in TFET modeling and can predict the device performance correctly with the scaling down scenario. In order to verify our model, simulation is conducted using Sentaurus Device TCAD tool set. Dynamic nonlocal band-to-band tunneling model is used for accurate calculation of the tunneling current.

II. CHANNEL POTENTIAL MODELING

The device under study is an n-type DG-TFET shown in Fig. 1. Since band-to-band tunneling current is strongly dependent on the potential distribution in the channel, an accurate modeling of channel potential is needed. Therefore we start from channel potential modeling.

Fig. 1. Structure of n-type Double-Gate Tunneling FET studied in this paper. Doping of source, channel and drain: $10^{20}$ cm$^{-3}$, $5 \times 10^{18}$ cm$^{-3}$ and $5 \times 10^{16}$ cm$^{-3}$, respectively. Body thickness: 10nm, Gate dielectric: 3nm SiO$_2$, Channel lengths: 100nm-50nm. Gate workfunction: 4.25eV.
The coefficients in (2) can be solved

$$a_1(x) = -\frac{\varepsilon_{ox}}{\varepsilon_{Si}} V_G - V_{FB} - \phi_{S,ch}(x)$$

$$a_2(x) = -\frac{\varepsilon_{ox}}{\varepsilon_{Si}} V_G - V_{FB} - \phi_{S,ch}(x)$$

The 2D Poisson’s equation (1) is reduced to a 1D differential equation of surface potential

$$\frac{d^2 \phi_{S,ch}(x)}{dx^2} = \frac{\phi_{S,ch}(x) - \psi_{ch}}{\lambda_0^2}$$

where

$$\psi_{ch} = V_G - V_{FB} - \frac{qN_{ch}t_{Si}t_{ox}}{2\varepsilon_{ox}}$$

The potential profiles in source and drain depletion regions can be approximated as one-sided $p^+ - p/n$ and $p/n - n^+$ junctions

$$\phi_{S,S}(x) = V_{S0} + \frac{qN_S}{2\varepsilon_{Si}} (x + L_S)^2, \quad L_S < x < 0$$

$$\phi_{S,D}(x) = V_D + V_{D0} - \frac{qN_D}{2\varepsilon_{Si}} (x - L_{ch} - L_D)^2, \quad L_{ch} < x < L_{ch} + L_D$$

where

$$L_S = \sqrt{\frac{2\varepsilon_{Si} V_{S,dep}}{qN_S}}$$

$$L_D = \sqrt{\frac{2\varepsilon_{Si} V_{D,dep}}{qN_D}}$$

and $V_{S,dep}$ and $V_{D,dep}$ are potential drops in source and drain depletion regions, which are to be solved using boundary conditions.

By enforcing continuity of potential and E-field at the boundaries of channel and source/drain depletion regions, surface potential in the channel can be solved

$$\phi_{S,ch}(x) = \psi_{ch} + \frac{V_{S0} + V_{S,dep} - \psi_{ch}}{\sinh \left( \frac{L_{ch} - x}{\lambda_0} \right)} \sinh \left( \frac{L_{ch} - x}{\lambda_0} \right) + \frac{V_D + V_{D0} + V_{D,dep} - \psi_{ch}}{\sinh \left( \frac{x}{\lambda_0} \right)} \sinh \left( \frac{x}{\lambda_0} \right), \quad 0 < x < L_{ch}$$

where

$$\lambda_0 = \sqrt{\frac{\varepsilon_{Si}}{2\varepsilon_{ox} t_{ox} t_{Si}}}$$

$$V_{S,dep} = \psi_{ch} - V_{S0} + \frac{qN_S}{\varepsilon_{Si}} \tan^2 \left( \frac{L_{ch}}{\lambda_0} \right) - \frac{2qN_S \psi_{ch} - \lambda_0}{\varepsilon_{Si}} V_{s0} \tan^2 \left( \frac{L_{ch}}{\lambda_0} \right)$$

$$V_{D,dep} = V_D + V_{D0} - \psi_{ch} - \frac{qN_D}{\varepsilon_{Si}} \tan^2 \left( \frac{L_{ch}}{\lambda_0} \right) + \frac{2qN_D \psi_{ch} - \lambda_0}{\varepsilon_{Si}} (V_D + V_{D0} - \psi_{ch}) \tan^2 \left( \frac{L_{ch}}{\lambda_0} \right)$$

In order to incorporate the impact of inversion charge in the channel, several corrections are made in strong inversion operation regime.

Firstly, the “mid-channel” potential $\psi_{ch}$ saturates as inversion charge becomes prominent. $\psi_{ch}$ serves as constant term in (15) and in a long channel device, it refers to the surface potential in the middle of the channel, which is far from the influence of source and drain junctions. Since the drain-to-source voltage mainly drops on the tunneling barrier, Fermi level in the channel is in equilibrium with the drain in strong inversion, therefore $\psi_{ch}$ is mainly controlled by $V_D$ rather than $V_G$ in this regime. This phenomenon is an intrinsic property of TFETs and is referred as “dual-modulation” effect in previous literature [2]. To capture this “dual-modulation” effect, mid-channel potential $\psi_{ch}$ is corrected as

$$\psi_{dep} = V_G - V_{FB} - \frac{qN_{ch} t_{Si} t_{ox}}{2\varepsilon_{ox}}$$

$$\psi_{inv} = V_D + \Phi + \alpha(\psi_{dep} - V_D - \Phi) + \beta(\psi_{dep} - V_D - \Phi)^2$$

$$\psi_{ch} = F(\psi_{dep}, \psi_{inv})$$

$$= \psi_{dep} + \psi_{inv} - \sqrt{(\psi_{dep} - \psi_{inv})^2 + \delta^2}$$

where

$$\Phi = \frac{kT N_{ch} N_{tran}}{q n_i^2}$$

is the band-bending at transition, $N_{tran}$ is inversion charge density at transition, with an empirical value $1 \times 10^{19}$ cm$^{-3}$. $F$ is a smoothing function, $\alpha, \beta, \delta$ are fitting parameters.

Fig. 2 shows modeled $\psi_{ch}$ along with TCAD results. From the figure, we can see that the model captures the “dual-modulation” effect very well.

Secondly, the characteristic length for the surface potential distribution along the channel direction in the tunneling region decreases with increased inversion charge (as derived from the variational analysis [4]).

$$\frac{1}{\lambda^2} = 1/\lambda_0^2 + 8N_{inv}/\varepsilon_{Si} t_{Si} (\psi_{ch} - \psi_{ch,0})$$

where

$$N_{inv} = 2C_{ox} (V_G - V_{FB} - \psi_{ch})$$
is the inversion charge in the channel and \( \psi_{\text{ch,0}} \) is mid-channel potential at flat-band.

Fig. 3 shows modeled surface potential and TCAD results. Since the effects of source/drain depletion regions and the effects of inversion charge in the channel are considered, the model works well for both short channel and long channel DG-TFETs under both low and high gate biases.

III. CURRENT MODELING

The next step is to calculate the tunneling current based on the surface potential model. Using Kane’s Model [5], the generation rate for band-to-band tunneling can be calculated

\[
G_{\text{BTBT}} = A_{\text{Kane}} \frac{E^2}{E_g} \exp \left( - \frac{B_{\text{Kane}} E_g^{3/2}}{E} \right) 
\]

where \( E = \frac{E_x}{q L_{\text{tun}}} \), \( L_{\text{tun}} \) is tunneling path length derived from surface potential model

\[
L_{\text{tun}}(V) = L_S - \frac{2S_{\text{Si}}}{q N_S} (V - V_{S0}) + L_{\text{ch}}
\]

\[
- \lambda \arccosh \left[ 1 + \left( \cosh \frac{L_{\text{ch}}}{\lambda} - 1 \right) \frac{\psi_{\text{ch}} - V - E_g}{\psi_{\text{ch}} - V_{S0} - V_{S,\text{dep}}} \right]
\]

The tunneling current can be calculated by integrating the generation rate over the volume of the tunneling window

\[
I = q \int G_{\text{BTBT}}(f_S - f_D) \, dx \, dy 
\]

where

\[
f_{S/D} = \frac{1}{1 + \exp \left( \frac{qV(x) - F_{F,S/D}}{kT} \right)}
\]

are Fermi distribution functions in source and drain.

By assuming that the tunneling current is uniform in \( y \)-direction, (27) is simplified to

\[
I = q \int G_{\text{BTBT}}(x)(f_S - f_D) \, dx
\]

Thus a compact current model is developed based on the surface potential model. Figs. 4 and 5 show modeled current of DG-TFETs along with TCAD results. From these figures, we can see that our model well captures the channel length dependency of \( I-V \) characteristics. In different operation regimes, including sub-threshold and strong inversion regimes, both transfer characteristic and superlinear onset and saturation in output characteristic are well modeled.
IV. DISCUSSION

As shown in Figs. 4 and 5, the down-scaling of channel length leads to a significantly higher OFF-state current ($I_{\text{OFF}}$) and sub-threshold swing ($SS$) and deteriorates the output saturation characteristics. This is similar to the short channel effects in conventional MOSFETs, yet the underlying mechanisms are different.

Fig. 6 shows the band diagram for DG-TFETs in the OFF-state. In a short channel DG-TFET (Fig. 6a), direct tunneling is significant, causing leakage current. While in a long channel DG-TFET (Fig. 6b), direct tunneling is prohibited due to long tunneling path.

Fig. 7 shows the band diagram for DG-TFETs in saturation. In a long channel DG-TFET (Fig. 7b), when the drain voltage continues to increase, only the channel potential near the drain increases, and tunneling window remains unaffected, leading to saturation of the drain current. However, in a short channel DG-TFET (Fig. 7a), increasing drain voltage affects channel potential in tunneling window and shortens the tunneling path, resulting in the increase of current even after saturation. The phenomenon is called drain-induced barrier thinning (DIBT), similar to DIBL effect in conventional MOSFETs which also leads to finite output conductance in saturation region.

V. CONCLUSION

A channel-potential based model for Double-Gate Tunnel FETs including channel length scaling has been developed, and based on the model, the mechanisms for the short channel effects are analyzed. Our model provides a guideline for the scaling down of Tunnel FETs and aids in circuit simulation and design with the scaling down scenario.

ACKNOWLEDGMENT

This work was supported in part by the 973 Program of China under Grant 2011CBA00600 and Grant 2011CB933004, in part by the Important National Science and Technology Special Projects of China under Grant 2011ZX02707.

REFERENCES