Novel Design of Multiple Negative-Differential Resistance (NDR) Device in a 32nm CMOS Technology using TCAD

Sunhae Shin and Kyung Rok Kim* School of Electrical and Computer Engineering Ulsan National Institute of Science and Technology (UNIST) Ulsan, South Korea krkim@unist.ac.kr

Abstract—We propose a novel multiple negative differential resistance (NDR) device with the positive inclined tri-state voltage transfer characteristics (VTC) between drain and gate of 32nm *n*-type MOSFET based on gate-induced drain leakage (GIDL) enhanced off-state CMOS ternary inverter. The ultrahigh 1st and 2nd peak-to-valley current ratio (PVCR) over 10⁴ can be designed with high slope of inclined ternary VTC by increasing the GIDL effects.

Keywords—Negative differential resistance (NDR), voltage transfer characteristics (VTC), gate-induced drain leakage (GIDL), peak-to-valley current ratio (PVCR)

I. INTRODUCTION

The negative differential resistance (NDR) is innovative device for multi-valued logic (MVL) and memory (MVM) applications owing to its nonmonotoic behavior. In order to increase bit density per unit memory circuits, the multiple NDR devices have lots of attention [1]. Since the first discovery of NDR characteristics in Esaki tunnel diode [2], the pn quantum tunneling diode and resonant tunneling diode (RTD) which have received most attention as alternative NDR devices, however, have been in problem for practical application owing to its low peak-to-valley current ratio (RVCR) and not compatible with CMOS technology, respectively [3-4]. Recently, many researches have been introduced NDR device based on CMOS circuits to overcome the former limits [5-6]. Even though some researches succeed to obtain high PVCR by suppressing peak current at off current (I_{off}) level of MOSFET in single-peak NDR device, the multiple NDR device for MVL and MVM has not been achieved the advantage of bit density, owing to its complicated circuit/device structure [7-8]. In this paper, we propose a novel multiple NDR devices with an enhanced gate-induced drain leakage (GIDL) effect and confirm its process compatibility with 32-nm CMOS technology.

II. OPERATION PRINCIPLE OF MULTIPLE NDR DEVICE

Figure 1(a) shows the circuit scheme of MOS-NDR devices composed with inverter (Mp1 and Mn1) and nMOS (Mn2). The Mn2 follows 32-nm CMOS technology of ITRS [9] while both



Fig. 1. (a) Proposed NDR circuit scheme and (b) its I-V curve according to various voltage transfer curve (VTC). Inverter VTC and tri-state VTC have single peak NDR characteristics and tri-state VTC with GIDL effect has double peak NDR characteristics.

Mp1 and Mn1 would be modified in order to obtain various NDR characteristics having process compatibility. According to the voltage transfer characteristics (VTC: V_G - V_{out}) from Mp1 and Mn1, Mn2 has various I_{out} - V_{out} curves as shown in Fig. 1(b). When the inverter is designed with normal 32-nm CMOS technology, single NDR characteristic with fully suppressed valley current at half of supply voltage (V_{DD}) is obtained as dot line from binary inverted V_G [10]. On the other hand, in case that gate voltage (V_G) has tri-state VTC with additional high impedance intermediated state by using subthreshold region of n/pMOS, I_{out} is suppressed through the two steps (dashed line). At here, GIDL effect is added at both Mp1 and Mn1, double-peak NDR characteristic can be obtained as solid line. Therefore, by designing VTC with conventional inverter circuits, various NDR characteristics of Mn2 could be obtained.

Figure 2 shows the VTC used in Fig. 1(b). By increasing threshold voltage (V_{th}) with highly doped channel, intermediate state can be obtained with voltage dividing between series resistance of off-state Mn1 and Mp1 ($R_{Mn1_{off}}/R_{Mp1_{off}}$) as

National Research Foundation of Korea (NRF)



Fig. 2. Voltage transfer curve (VTC) at $V_{\text{th,Mn1}}=|V_{\text{th,Mp1}}|=0.5\text{V}$ and 1V. GIDL effect makes inclined tri-state VTC with inserted *I-V* characteristics of *Mn*1 and *Mp*1.

 $V_{\text{out}} = [R_{Mnl_\text{off}} + R_{Mpl_\text{off}}] \times V_{\text{DD}}$. When the GIDL effects included, the I_{off} cannot hold out constant, so that GIDL current (I_{GIDL}) make positive inclined VTC. The inset of Fig. 2 illustrates the I_{D} - V_{G} characteristics of Mn1 and Mp1 for inclined VTC. When one-side current is much larger than that of the other as regions of A and C, 1.1V (V_{DD} -state) and 0V (GND-state) are transferred, respectively. On the other hand, current difference is lower than one order as region of B, voltage dividing between Mn1 and Mp1 directly influence on VTC.

III. DESIGN METHODOLOGY FOR GIDL ENHANCED CMOS INVERTER BASED ON 32-NM CMOS TECHNOLOGY

Figure 3 shows the 32-nm CMOS technology structure and its band-to-band generation compared with our proposed GIDL



Fig. 3. (a) *n*MOS schematic and (b) band-to-band generation view by using 32-nm CMOS technology structure. (c) Band-to-band generation with our enhanced condition



Fig. 4. I-V characteristic of Mn1 according to (a) various channel doping concentration (N_{ch}) and (b) net doping concentration of lightly doped drain (N_{LDD})

enhanced structure at $V_{\rm G}$ =0V. The 32-nm CMOS technology structure has gate length ($L_{\rm G}$) of 32nm, oxide thickness ($t_{\rm ox}$) of 1.2nm, doping concentrations of source and drain ($N_{\rm D}$) of 1x10²⁰cm⁻³, lightly doped drain (LDD) region ($N_{\rm LDD}$) of 3x10¹⁹cm⁻³, substrate ($N_{\rm sub}$) of 1x10¹⁷cm⁻³, and channel ($N_{\rm ch}$) of 7x10¹⁷cm⁻³ (Fig. 3(a)). In order to obtain GIDL effect between 0V and 1.1V ($V_{\rm DD}$), proposed device is designed with $N_{\rm ch}$ of 3x10¹⁸cm⁻³. As shown in Fig. 3(c), proposed device has much higher band-to-band generation rate at the gate overlapped drain region compared with normal 32-nm CMOS technology (Fig. 3(b)). The simulations were performed by using *SentaurusTM* TCAD device simulator [11]. Figure 4 shows the *I-V* characteristics of *Mn*1 according to the design parameters of $N_{\rm ch}$ and $N_{\rm LDD}$. As $N_{\rm ch}$ is increased from 7x10¹⁷cm⁻³ to 3x10¹⁸cm⁻³ in order to obtain inclined tri-state VTC, the GIDL effects relatively decrease owing to offset from reverse-biased *pn* junction band-to-band tunneling (BTBT) as Fig. 4(a), which is also indicated in Fig. 3(c) with extended junction BTBT



Fig. 5. (a) VTC and (b) multiple NDR characteristics according to various N_{LDD} . As N_{LDD} increase, VTC has steeper change so that higher 1st and 2nd PVCR and 2nd peak current are obtained.

region compared with Fig. 3(b). This reduction of GIDL effects can be supplemented by highly doped N_{LDD} even though junction BTBT also increased as shown in Fig. 4(b).

IV. RESULTS AND DISCUSSION

By using the *I-V* characteristics of Fig. 4(b), mixed-mode device simulation with BTBT model was performed to verify the multiple NDR characteristics [11]. Figure 5 shows the various VTC from symmetrical GIDL-enhanced *Mn*1 and *Mp*1 and its corresponding double-peak NDR characteristics of *Mn*2 only by changing N_{LDD} . In the Fig. 5(a), when GIDL effects increased with highly doped N_{LDD} of 5×10^{19} cm⁻³, the inclined intermediate state of VTC is extended with steeper change, while regions for GND- and V_{DD} -states are decreased owing to little change of max drain current in *Mn*1 and *Mp*1 (Fig. 4(b)). In the multiple NDR characteristics of Fig 5(b), it should be



Fig. 6. Multiple NDR characteristics according to various $N_{\rm ch}$ of Mn2: (a) log scaled *I*-*V* curve with table about 1st and 2nd PVCR and (b) linear scaled *I*-*V* curve with load resistance ($R_{\rm L}$) for MVL and MVM. As $N_{\rm ch}$ increased, 1st and 2nd peak decrease and 1st PVCR increased.

noted that I_{out} can increase again due to the increase of transferred $V_{\rm G}$ in the intermediate region of VTC whereas decrease of $V_{\rm G}$ makes NDR region. Therefore, the more inclined VTC can improve both $1^{\rm st}/2^{\rm nd}$ PVCR and $2^{\rm nd}$ peak current.

Figure 6 shows the multiple NDR characteristics according to Mn2 characteristics. By increasing N_{ch} of Mn2, both 1st and 2nd PVCR over 10⁴ can be obtained with small reduction of 1st and 2nd peak currents as shown in Fig. 6(a). Increase of V_{th} allows Mn2 operates at the linear region of MOSFET so that 1st PVCR can be innovatively improved whereas 2nd PVCR has small reduction owing to lower on currents compared with saturation state of MOSFET. Moreover, our NDR device has possibility of tri-state logic having three stable operating points at marked "0", "1", and "2" with simple monotonic load resistance (R_1) as solid line in Fig. 6(b) [1]. Therefore, double peak NDR device can be obtained by designing VTC with GIDL-enhanced Mn1 and Mp1 and its 1st and 2nd PVCR are explosively enhanced with $V_{\rm th}$ adjustment, which can be controlled by design parameters such as $N_{\rm ch}$ and $N_{\rm LDD}$.

V. CONCLUSION

Novel multiple NDR device has been proposed based on voltage transfer circuit composed with n/pMOS and additional nMOS in a 32nm CMOS technology. The voltage transfer circuit with GIDL enhanced off-state CMOS transistors enables multiple NDR characteristics. By using mixed-mode TCAD device simulation, double-peak NDR with ultra-high 1st and 2nd PVCR over 10⁴ based on 3 MOSFETs has been successfully demonstrated having the compatibility with 32nm CMOS technology.

ACKNOWLEDGMENT

This work was supported by the National Research Foundation of Korea (NRF) funded by the Ministry of Education, Science and Technology(No. 2012R1A1A2042906).

REFERENCES

 N. Jin, S.-Y. Chung, R. M. Heyns, P. R. Beger, R. Yu, P. E. Thompson, S. L. Rommel, "Tri-state logic using vertically ingetrated Si-SiGe resonant interband tunneling diodes with double NDR," IEEE Electron Device Lett., vol. 25, no. 9, pp. 646-648, Sept. 2004.

- [2] L. Esaki, "New phenomenon in narrow germaniun p-n junctions," Phys, Rev., vol. 109, no. 2, pp.603-604, Jan. 1958
- [3] M. Oehme, M. Sarlija, D. Hahnel, M. Kaschel, J. Werner, E. Kasper and J.Schulze, "Very high room-temperature peak-to-valley current ratio in Si Esaki tunneling diodes," IEEE Trans. Electron Device, vol. 57, no. 11, pp. 2857-2863, Nov. 2010.
- [4] Y. H. Wang, "Interband resonant tunneling diode in δ-doped GaAs," Appl. Phys. Lett., vol. 57, no. 15, pp.1546-1547, 1990.
- [5] Y. Liang, K. Gopalakrishnan, P. B. Griffin, and J. D. Plummer, "From DRAM to SRAM with a novel SiGe-based negative differential resistance (NDR) device," Int. Electron Dev. Meeting, 2005, pp. 959-962.
- [6] S-L. Chen, P. B. Griffin, and J. D. Plummer, "Negative differential resistance circuit design and memory applications," IEEE Trans. Electron Device, vol. 56, no. 4, pp. 634-640, Apr. 2009.
- [7] K.-J. Gan, D.-S. Liang, C.-S. Tsai, Y.-H. Chen, C.-M. Wen, "Multiplevalued decoder using MOS-HBT-NDR circuit," IET Electron. Lett., vol. 43, no. 20, pp. 1092-1093, Sep. 2007
- [8] N. Jin, S-Y, Chung, R. M. Heyns, P. R. Berger, R. Yu, P. E. Thompson, and S. L. Rommel, "Tri-state logic using vertically integrated Si-SiGe resonant interband tunneling diodes with double NDR," IEEE Electron Device Lett., vol. 25, no. 9, pp. 646-648, Sep. 2004.
- [9] ITRS 2005, PIDS: www.itrs.net
- [10] J. Nunez, M. J. Avedillo and J. M. Quintana, "Efficient realization of MOS-NDR threshold logic gates," IET Electron. Lett., vol. 45, no. 23, pp. 1158-1160, Nov. 2009.
- [11] Sentaurus TCAD Manual v. D-2010.03 (Synopsys, 2010)