Correlation between Gate Charge and Gate Capacitances of Power MOSFETs and Extraction of Related BSIM3/4 Model Parameters

Weimin Wu, Uma Aghoram, Hsien-Chang Wu, Debarshi Basu, Adam Sanford, Suman Banerjee, Kuntal Joardar
Texas Instruments, Dallas, TX Phone: (214)567-4987, email: w-wu@ti.com

Abstract—Gate charge of power MOSFETs is one of the dominant power switching loss factors in high-speed power converters [1]. Understanding its correlation with gate capacitances can provide useful insights on device performance and driver circuit design [2].

In this paper, the correlation between gate charge and gate capacitances is studied. We show that gate charge transient signals $V_{GS}(t)$ and $V_{DS}(t)$ can be derived directly from gate capacitance measurements. An accurate method to extract BSIM3/4 model parameters related to capacitance modeling of power MOSFETs is also developed. Excellent agreement between simulation and measurement is demonstrated.

Introduction
Power MOSFETs, such as DMOS, LDMOS, IGBT, etc have been used in a wide range of power applications involving switching and amplification [3]. To design power circuits and systems, it is necessary to fully understand and make use of gate charge information of power devices [4]. A typical gate charge curve shows gate-to-source voltage of a power device as a function of total gate charge (charging time x gate charging current). Designers can use this information to conveniently calculate the switching time and switching power losses.

Several studies have been published on the understanding and simulation of gate charge [3], [4]. In this work, we first review the gate charging dynamics based on classical MOSFET theory. Then, we show how gate charge is correlated to the nonlinear gate capacitances of power MOSFETs. This correlation is also verified using measurement data.

Compact models are often used to simulate electrical behaviors of power MOSFETs [5], [6]. Model parameters of a selected model need to be extracted from electrical measurement. To correctly simulate gate charge, it is important to extract parameters related to gate capacitance model accurately. In [7], a method to extract parameters from gate charge measurement was proposed for IGBT devices. The structure and operation of low-voltage power MOSFETs (LDMOS and DEMOS) devices are different from IGBT devices. BSIM3/4 [8] based subcircuits are popular for modeling these devices [6]. BSIM3/4 are the standard MOSFET models widely used in industry. It provides accurate modeling of all nonlinear gate capacitances. Based on device physics, a new method to extract these key parameters of BSIM3/4 from gate charge measurement is developed.

Generalized Gate charging dynamics
A basic gate charge measurement setup is shown in Fig. 1. A constant independent current source of $I_G$ is applied to the gate and charging the gate capacitances. We have

$$I_G \equiv \frac{dQ_G(t)}{dt} , \quad (1)$$

or explicitly

$$\frac{dQ_G(t)}{dt} = \frac{\partial Q_G}{\partial v_G} \frac{dv_G}{dt} + \frac{\partial Q_G}{\partial v_D} \frac{dv_D}{dt} + \frac{\partial Q_G}{\partial v_S} \frac{dv_S}{dt} + \frac{\partial Q_G}{\partial v_B} \frac{dv_B}{dt}$$

$$= C_{GG} \frac{dv_G}{dt} - C_{GD} \frac{dv_D}{dt} - C_{GS} \frac{dv_S}{dt} - C_{GB} \frac{dv_B}{dt} \quad (2)$$

Here $C_{GG}$ is the total gate capacitance, and $C_{GS}$, $C_{GD}$, $C_{GB}$ are gate-to-source, gate-to-drain, gate-to-body capacitances, respectively. They are bias-dependent and contain both intrinsic (channel) and extrinsic (overlap regions) contributions. Usually the source and body are grounded. Thus, (2) can be simplified as

$$I_G = C_{GG} \frac{dV_{GS}}{dt} - C_{GD} \frac{dV_{DS}}{dt} \quad (3)$$

A typical gate charge curve is shown in Fig. 2. Starting from time $t = 0$, the gate voltage $V_{GS}$ begins to increase while the gate is being charged. When $t < t_1$, there is no current flowing between the drain and the source since $V_{GS}$ is below threshold voltage $V_{TH}$. The driving current $I_{DC}$ is flowing through the diode $D$ (or a rectifier). $V_{DS}$ remains at supply voltage $V_{DD}$ because the voltage drop across the diode is negligible. Hence, $dV_{DS}/dt = 0$, and

$$I_G = C_{GG} \frac{dV_{GS}}{dt} \quad (4)$$

It should be pointed out that all three capacitances ($C_{GS}$, $C_{GD}$, and $C_{GB}$) are being charged. In this charging phase, $C_{GS}$ may be dominant for DMOS transistors
[9]. For LDMOS, $C_{GB}$ will be dominant. Also, $C_{GD}$ can be comparable to $C_{GS}$ because of the contribution of drift region capacitance. This needs to be considered in parameter extraction and simulation of gate charge for LDMOS.

When $V_{GS}$ reaches $V_{TH}$ at time $t_1$, the drain current starts to increase rapidly until it reaches $I_{DC}$ at time $t_2$. $V_{DS}$ remains at $V_{DD}$ as long as the diode is still conducting. The first charging phase ($0 < t < t_2$) is usually called “turn-on region”.

In the second phase of gate charging process ($t_2 < t < t_3$, also called “gate plateau region”), the drain current remains at $I_{DC}$ and thus $V_{GS}$ is constant, i.e. $dV_{GS}/dt = 0$. $C_{GS}$ is no longer charged by $I_G$. (3) is simplified to

$$I_G = -C_{GD} \frac{dV_{DS}}{dt}.$$  (5)

Here $C_{GD}$ is a highly nonlinear function of $V_{DS}$ and increases as $V_{DS}$ decreases.

After $t > t_3$, the device enters linear operation region (third charging phase). $V_{DS}$ remains at a small value $V_{on} = R_{DS,on} \times I_{DC}$, where $R_{DS,on}$ is the on-resistance. $V_{GS}$ continues to increase proportionally to the charging current as controlled by (4).

**Correlation between gate charge and gate capacitances**

As discussed in the previous section, $V_{DS}(t)$ and $V_{GS}(t)$ are governed by nonlinear gate capacitances through (4), (5). When $t < t_2$, integrating (4) gives

$$t = \frac{1}{I_G} \int_0^{V_{GS}} C_{GG}(V_{DS} = V_{DD}) dV_{GS}.$$  (6)

It means in the first charging phase $V_{GS}(t)$ can be reconstructed by integrating total gate capacitance $C_{GG}$ measured at $V_{DS} = V_{DD}$ from $V_{GS} = 0$ to $V_{GP}$.

Similarly, in the second charging phase, integrating (5) gives

$$t = t_2 + \frac{1}{I_G} \int_{V_{DS}}^{V_{DD}} C_{GD}(V_{GS} = V_{GP}) dV_{DS},$$  (7)

where $V_{on} \leq V_{DS} \leq V_{DD}$. $V_{DS}(t)$ can be derived from $C_{GD}$ measured at $V_{GS} = V_{GP}$ while sweeping $V_{DS}$ from $V_{DD}$ to $V_{on}$.

When $t > t_3$, $V_{GS}(t)$ can be obtained from $C_{GG}$ measured at $V_{DS} = V_{on}$ through the following integral

$$t = t_3 + \frac{1}{I_G} \int_{V_{GP}}^{V_{GS}} C_{GG}(V_{DS} = V_{on}) dV_{GS}.$$  (8)

Fig. 3 shows the gate charge comparison between calculation and direct measurement for an LDMOS device.

**BSIM3/4 parameter extraction method suitable for low voltage DE/LD MOSFETs**

Fig. 4 shows the cross-section of an LDMOS transistor. The relative diffusion of pwell into nwell underneath the gate poly defines the channel. This device can be modeled by a basic, simplified subcircuit as shown in Fig. 5. It consists of a core MOS modeled by BSIM3/4, an external drain resistor $R$ and a source-to-drain diode (source and body are grounded). The capacitance of the lightly doped drift region is bias-dependent. In this subcircuit, it is modeled as the overlap capacitance. In BSIM3/4, the (drain-side) overlap charge equation is given by

$$\frac{Q_{ov}}{W} = (C_{GDO} + C_{GD}) V_{ov} - C_{GDL} \times \left[ \frac{V_{ov}^* + \frac{CKAPPA}{2}}{1 + \sqrt{1 - \frac{4V_{ov}^*}{CKAPPA}}} \right]$$  (9)

where $W$ is the device width, $V_{ov}$ is the voltage across the gate-drain overlap region and $V_{ov}^* = 0.5(V_{ov} + \delta_1 - \sqrt{(V_{ov} + \delta_1)^2 + 4\delta_1})$, $\delta_1 = 0.02$. $C_{GDO}$, $C_{GD}$, and
According to (4),

\[ V_{DS}(t) = V_{DD} - V_{DS} \]

where \( V_{DS} \) can be approximated as

\[ C_{G} = \frac{\partial Q_{ox}}{\partial V_{DS}}. \]

The total capacitance seen at the gate node is

\[ C_{GG} = C_{GS} + C_{GB} + W(C_{GDO} + \alpha_1 C_{GDL}). \]

According to (4), \( C_{GG} \) can be found from the slope of \( V_{GS}(t) \) in this region. Denoting the slope as

\[ S_1 = \left. \frac{\partial V_{GS}(t)}{\partial t} \right|_{0 < t < t_1}, \]

we have

\[ C_{GG} = \frac{I_G}{S_1}. \]

In the second phase of the gate charging process, \( V_{GS} = V_{GP} \), and \( V_{DS} \) decreases rapidly after \( t > t_2 \). When \( V_{DS} > V_{GP} \), the device is in saturation.

\[ C_{GD} = W(C_{GDO} + \alpha_1 C_{GDL}), \]

where \( \alpha_1 = 1/\sqrt{1 + 4(V_{DD} - V_{GP})/C_{KKAPPA}}. \)

The total capacitance seen at the gate node is

\[ C_{GG} = C_{GS} + C_{GB} + W(C_{GDO} + \alpha_1 C_{GDL}) \]

According to (4), \( C_{GG} \) can be found from the slope of \( V_{GS}(t) \) in this region. Denoting the slope as

\[ S_1 = \left. \frac{\partial V_{GS}(t)}{\partial t} \right|_{0 < t < t_1}, \]

we have

\[ C_{GG} = \frac{I_G}{S_1}. \]

In the second phase of the gate charging process, \( V_{GS} = V_{GP} \), and \( V_{DS} \) decreases rapidly after \( t > t_2 \). When \( V_{DS} > V_{GP} \), the device is in saturation.

\[ C_{G} = \frac{\partial Q_{ox}}{\partial V_{ox}}. \]

During the first phase of the gate charging process, \( V_{DS} = V_{DD}, V_{GS} < V_{TH}, V_{GD} \approx -V_{DD} \), the device is off and there is no inversion capacitance. \( C_{GS} \) and \( C_{GD} \) only contain overlap capacitances. From (9) \( C_{GD} \) can be approximated as

\[ C_{GD} = W(C_{GDO} + \alpha_1 C_{GDL}), \]

where \( \alpha_1 = 1/\sqrt{1 + 4(V_{DD} - V_{GP})/C_{KKAPPA}}. \)

The total capacitance seen at the gate node is

\[ C_{GG} = C_{GS} + C_{GB} + W(C_{GDO} + \alpha_1 C_{GDL}). \]

According to (4), \( C_{GG} \) can be found from the slope of \( V_{GS}(t) \) in this region. Denoting the slope as

\[ S_1 = \left. \frac{\partial V_{GS}(t)}{\partial t} \right|_{0 < t < t_1}, \]

we have

\[ C_{GG} = \frac{I_G}{S_1}. \]

In the second phase of the gate charging process, \( V_{GS} = V_{GP} \), and \( V_{DS} \) decreases rapidly after \( t > t_2 \). When \( V_{DS} > V_{GP} \), the device is in saturation.

\[ C_{G} = \frac{\partial Q_{ox}}{\partial V_{ox}}. \]

During the first phase of the gate charging process, \( V_{DS} = V_{DD}, V_{GS} < V_{TH}, V_{GD} \approx -V_{DD} \), the device is off and there is no inversion capacitance. \( C_{GS} \) and \( C_{GD} \) only contain overlap capacitances. From (9) \( C_{GD} \) can be approximated as

\[ C_{GD} = W(C_{GDO} + \alpha_1 C_{GDL}), \]

where \( \alpha_1 = 1/\sqrt{1 + 4(V_{DD} - V_{GP})/C_{KKAPPA}}. \)

The total capacitance seen at the gate node is

\[ C_{GG} = C_{GS} + C_{GB} + W(C_{GDO} + \alpha_1 C_{GDL}). \]

According to (4), \( C_{GG} \) can be found from the slope of \( V_{GS}(t) \) in this region. Denoting the slope as

\[ S_1 = \left. \frac{\partial V_{GS}(t)}{\partial t} \right|_{0 < t < t_1}, \]

we have

\[ C_{GG} = \frac{I_G}{S_1}. \]

In the second phase of the gate charging process, \( V_{GS} = V_{GP} \), and \( V_{DS} \) decreases rapidly after \( t > t_2 \). When \( V_{DS} > V_{GP} \), the device is in saturation.

\[ C_{G} = \frac{\partial Q_{ox}}{\partial V_{ox}}. \]

During the first phase of the gate charging process, \( V_{DS} = V_{DD}, V_{GS} < V_{TH}, V_{GD} \approx -V_{DD} \), the device is off and there is no inversion capacitance. \( C_{GS} \) and \( C_{GD} \) only contain overlap capacitances. From (9) \( C_{GD} \) can be approximated as

\[ C_{GD} = W(C_{GDO} + \alpha_1 C_{GDL}), \]

where \( \alpha_1 = 1/\sqrt{1 + 4(V_{DD} - V_{GP})/C_{KKAPPA}}. \)

The total capacitance seen at the gate node is

\[ C_{GG} = C_{GS} + C_{GB} + W(C_{GDO} + \alpha_1 C_{GDL}). \]
Here $C_{GS}$ and $C_{GB}$ have the same values as in (11). Combining (18) and (11), one obtains
\[
CGDL = \frac{C_{GG,0} - C_{phase1}^{GG}}{W(1 - \alpha_1)}.
\]
(19)
Substituting $CGDL$ into (14),
\[
CGDO = \frac{C_{GD}^{phase2}}{W} - \alpha_2 CGDL.
\]
(20)
Substituting (19), (20) into (16), one has
\[
DLC = \frac{1}{2} \left[ L - \frac{C_{GG,0}^{phase3}}{W} - W(CGDO + CGDL) \right].
\]
(21)
In (21), $C_{GS}$ has been neglected.

To use this method, BSIM3/4 DC parameters including $t_{ox}$ are extracted first from data. DC characteristics fitting is important to model $V_{GS}(t)$ in the plateau region. Then, CGDO, CGDL, DLC are calculated from (19)- (21).

We have applied the new extraction method on several DEMOS and LDMOS components of different voltage ratings. Fig. 6 shows the results for a 30V LDMOS transistor, demonstrating excellent agreement between simulation and measurement of gate charge. Fig. 7 shows that gate-to-drain capacitance $C_{GD}$ is well modeled. To fit the peak and drop of $C_{GD}$ at $V_{GS} > 0$, it requires physical modeling of the channel lateral non-uniform doping effect and bias dependence of the drain resistance [10], which is beyond the scope of this work.

Fig. 6. Comparison between gate charge measurement and simulation for an LDMOS transistor.

In (21), $C_{GS}$ has been neglected.

To use this method, BSIM3/4 DC parameters including $t_{ox}$ are extracted first from data. DC characteristics fitting is important to model $V_{GS}(t)$ in the plateau region. Then, CGDO, CGDL, DLC are calculated from (19)- (21).

We have applied the new extraction method on several DEMOS and LDMOS components of different voltage ratings. Fig. 6 shows the results for a 30V LDMOS transistor, demonstrating excellent agreement between simulation and measurement of gate charge. Fig. 7 shows that gate-to-drain capacitance $C_{GD}$ is well modeled. To fit the peak and drop of $C_{GD}$ at $V_{GS} > 0$, it requires physical modeling of the channel lateral non-uniform doping effect and bias dependence of the drain resistance [10], which is beyond the scope of this work.

Fig. 7. Comparison of $C_{GD}$ between measurement and simulation using model parameters (CGDO, CGDL, DLC) extracted directly from gate charge measurement.

**Acknowledgment**

The authors would like to thank Pascale M. Francis and Praful Madhani for technical support and leadership.

**References**


