Development of Predictive Model and Circuit Simulation Methodology for Negative Bias Temperature Instability Effects

C. Ma, H. J. Mattausch, M. Miyake, and M. Miura-Mattausch Graduate School of AdSM, Hiroshima University Hiroshima 739-8530, Japan E-mail: <u>machenyue@gmail.com</u> T. Iizuka, K. Matsuzawa, S. Yamaguchi, T. Hoshida, A. Kinoshita, and T. Arakawa Semiconductor Technology Academic Research Center Yokohama-shi 222-0033, Japan J. He

PKU-HKUST Shenzhen-Hong Kong Institution Shenzhen 518057, China

Abstract—A unified NBTI model describing reaction-limiteddiffusion and hole trapping mechanisms is developed. The model is verified with various DC and AC NBTI measurements, and is implemented into the advanced MOSFET model HiSIM enabling to simulate circuit degradation induced during its operation.

Keywords-NBTI; reaction-limited-diffusion; hole trapping; HiSIM model; circuit simulation

I. INTRODUCTION

To predict circuit degradation induced by the negative bias temperature instability (NBTI) effect is difficult due to the continuous change of the device conditions caused by the repetition of stress/recovery process [1, 2]. In the circuit simulation with the NBTI effect, the previous reactiondiffusion (R-D) model is widely used owing to its simplicity [3]. With the further development of measurement technique, the existing R-D model is demonstrated to be incorrect in describing the short term NBTI effect within the period of several micro seconds [4]. However, accurate prediction of the short term degradation is important, since circuits are usually operated under high frequency AC conditions. Therefore, it is necessary to develop a NBTI model which is able to describe the degradation from short term to long term under various bias conditions. The purpose of this work is to realize accurate circuit simulation considering the NBTI degradation. A unified NBTI model including the mechanisms of the reaction-limiteddiffusion (RLD) and hole trapping (HT) is developed. This model is verified by the measurement, and then implemented into the advanced MOSFET model HiSIM [5] for circuit simulation. A simulation method is proposed for predicting AC NBTI degradation on device level as well as the circuit level.

II. MODEL DEVELOPMENT

The developed NBTI model includes two mechanisms: the reaction-limited-diffusion (RLD) of Si-H bonds [6] and the hole-trapping (HT) in the gate oxide. Under a high stress condition, the Si-H bonds at the Si/SiO₂ interface are broken by the injected holes. The H atoms diffuse into gate oxide and further into the poly-Si gate, where they form H₂ molecule. The remained Si dangling bonds cause the threshold voltage shift (ΔV_{th}). The interface state density (n_{T}) can be obtained with

TABLE. 1 MODEL PARAMETERS OF THE DEVELOPED MODEL.	
Variable	Meaning
$\Delta V_{\rm ths\ RLD}$	RLD induced ΔV_{th} under stress
$\Delta V_{ m thr\ RLD}$	RLD induced ΔV_{th} under recovery
$\Delta V_{\rm ths\ max}$	Maximum ΔV_{th} without recovery
$\Delta V_{ m ths_HT}$	HT induced ΔV_{th} under stress
$\Delta V_{ m thr~HT}$	HT induced ΔV_{th} under recovery
$E_{\rm ox} = (V_{\rm g} - V_{\rm fb} - \varphi_{\rm s})/t_{\rm ox}$	Gate electric field
$V_{\rm g}$	Gate voltage
$V_{\rm fb}$	Flat band voltage
$\varphi_{\rm s}$	Surface potential
t _{ox}	Gate oxide thickness,
$C_{\rm ox}$	Gate oxide capacitance
Parameter	Meaning
D f poly ***	H ₂ forward diffusion constant
$D_{\rm r poly}$	H ₂ reverse diffusion constant
$N_{\rm T}$ **	Density of Si-H bond at Si/SiO2 interface
$\frac{N_{\mathrm{T}}}{N_{\mathrm{it}}}$	Density of interface state
N_0 k_s k_s	Density of tunneling holes into SiO ₂
$k_{\rm s}$ **	Hole trapping time coefficient
$k_{\rm r}$ **	Hole de-trapping time coefficient
$\tau_{ m R}$	Time constant of Si-H bond reaction
$ au_{ m rec}^{**}$	Time constant of recovery
$ au_{ m hs}$ *	Time constant of hole trapping
$\tau_{ m hr}$ *	Time constant of hole de-trapping
$R_{\rm Eox} = a \cdot exp(bE_{\rm ox})$	Si-H bond reaction rate (<i>a</i> and <i>b</i> : fitting parameters)
$R_{HT} = c + d \cdot log(e \cdot E_{ox})$	Hole trapping rate (<i>c</i> , <i>d</i> and <i>e</i> : fitting parameters)
* fixed parameter	

** depends on material and process

$$\frac{dn_{\rm T}}{dt} = k_{\rm f} \left(N_{\rm T} - n_{\rm T} \right) \tag{1}$$

Here t is the stress time, $k_f = R_{Eox}/t$ is the forward reaction rate. All the parameter definitions are listed in Table.1. Combining with the diffusion theory, the RLD model during stress/recovery process is obtained as

Stress:
$$\Delta V_{\text{ths_RLD}}(t) = \frac{qN_{\text{T}}}{C_{\text{ox}}} \cdot R_{\text{Eox}} \cdot \log(\frac{t}{\tau_{\text{R}}}) \cdot \left[1 + \left(D_{\text{f_poly}}t\right)^{1/6}\right]$$
 (2)

Recovery:
$$\Delta V_{\text{thr}_{RLD}}(t) = \Delta V_{\text{ths}_{max}} - \frac{qN_{\text{T}}R_{\text{Eox}}}{C_{\text{ox}}} \cdot \log\left(\frac{t_{\text{s}}}{\tau_{\text{R}}}\right) \cdot \log\left(\frac{t-t_{\text{s}}}{\tau_{\text{rec}}}\right) + \frac{qN_{\text{T}}R_{\text{Eox}}}{C_{\text{ox}}} \cdot \log\left(\frac{t_{\text{s}}}{\tau_{\text{R}}}\right) \cdot \left(D_{f_{\text{poly}}}t_{\text{s}}\right)^{1/6} \cdot \left[D_{r_{\text{poly}}}(t-t_{\text{s}})\right]^{1/6}$$
(3)

Under a low stress condition, holes inject into gate oxide are unable to obtain enough energy for dissociating the Si-H bonds. Therefore, impact of the Si-H bond reaction-diffusion mechanism becomes weaker, and the hole trapping dominates the ΔV_{th} . Based on the trapping theory [7] and tunneling theory [8], the hole trapping model is developed as

Stress:
$$\Delta V_{\text{ths}_{\text{HT}}} = \frac{q}{C_{\text{ox}}} \cdot \left\{ N_{\text{it}} \left[1 - R_{\text{HT}} \cdot \exp(-k_{\text{s}}t) \right] + N_0 \left(\frac{t}{\tau_{\text{hs}}} \right)^n \right\}$$
 (4)

Recovery:
$$\Delta V_{\text{thr}_{-\text{HT}}} = \frac{qN_{\text{it}}}{C_{\text{ox}}} \left[1 - R_{\text{HT}} \cdot \exp(-k_{\text{s}}t_{\text{s}}) \right]$$

$$\cdot \left\{ 1 - \exp\left[-k_{\text{r}}(t - t_{\text{s}})\right] \right\} + \frac{qN_{0}}{C_{\text{ox}}} \left[\frac{t_{\text{s}}}{\tau_{\text{hs}}} \left(\frac{t - t_{\text{s}}}{\tau_{\text{hr}}} \right) \right]^{0.14}$$
(5)

Finally, the unified NBTI model considering the RLD and the HT mechanisms is expressed as

$$\Delta V_{\rm th} = \Delta V_{\rm th \ RLD} + \Delta V_{\rm th \ HT} \tag{6}$$

In order to make a clear view of contributions of RLD and HT to the total ΔV_{th} , both mechanisms are separately compared with the measured data (Fig. 1a). The RLD model shows a good agreement with measurements under high bias stress over a wide range of time duration. However, with decreased stress bias (V_{g_str}) down to 1.5V or lower, the RLD alone is not sufficient to describe the measured data. Because holes are unable to obtain large enough energy to inject into the gate oxide and the density of dissociated Si-H bond obviously reduces. Thus, the hole trapping mechanism, which is less dependent on the gate oxide field, dominates the degradation.



Figure 1 (a) The separate contribution of RLD and HT model to ΔV_{th} under wide stress time duration and bias conditions. (b) Unified NBTI model compared with measured data [9]. ΔV_{th} under higher ($V_{g,str}$ =2.5V) and lower ($V_{g,str}$ =1.1V) is predicted.



Figure 2. Extracted stress bias condition dependence of the reaction coefficient (R_{Eox}) and hole trapping rate (R_{HT}).

Combining both RLD and HT, the unified model is obtained and compared with the measure data [9] over a wide range of stress time durations and bias conditions (Fig. 1b). The ΔV_{th} under higher ($V_{g_{\text{str}}}=2.5\text{V}$) and lower ($V_{g_{\text{str}}}=1.1\text{V}$) stress biases is predicted well. As shown in Fig. 2, the Si-H reaction rate R_{Eox} and hole trapping rate R_{HT} are extracted from the measurements. Both of them are strongly related to the bias condition, which is associated with the gate oxide electric field.



Figure 3. (a) Separate contribution of RLD and HT model to the recovery characteristics. (b) Comparison of the unified NBTI model with the recovery measured data [10] after various stress conditions. (c) Linear plot of $\Delta V_{\rm th}$ recovery. A fast recovery is observed in the initial period and then leveling of in the long term region.

Fig. 3a shows separated contributions of the RLD and the HT mechanism in the recovery process. H atoms remained in the gate oxide diffuse back to the Si/SiO₂ interface very fast and repair the Si dangling, therefore, a fast recovery is observed in the initial recovery stage. H2 molecules remained in the poly-Si gate take long time to diffuse back into the gate oxide, and some of them even diffuse out of the poly-Si gate, which is observed as the long term $\Delta V_{\rm fb}$ degradation. On the contrary, the recovery rate of trapped holes is slow at the initial stage, but obviously increases in the long term period. In Fig. 3a, $\Delta V_{\text{thr max}}$ indicates the maximum ΔV_{th} without recovery after 100s stress. $\Delta V_{\text{thr_RLD}}$ and $\Delta V_{\text{thr_HT}}$ are V_{th} recovery caused by the mechanisms of RLD and HT, respectively. Therefore, subtracting the recoverable parts (ΔV_{thr_RLD} and ΔV_{thr_HT}) from the $\Delta V_{\text{thr_max}}$, the recovery property is predicted. The developed NBTI model also shows high accuracy after experiencing various stress time (Fig. 3b). From Fig. 3c, a fast recovery is observed at the initial stage, then leveling off in the long term region. The model parameters extracted from measurements shown in Figs. 1 and 3 are used for the following circuit simulations.

III. CIRCUIT SIMULATIONS

Observed from the previous literatures, the NBTI effect mainly results in a parallel shift of the subthreshold current [11]. Therefore, the implementation of the NBTI degradation is done as a flat band voltage shift ($\Delta V_{\rm fb}$) in HiSIM. As shown in the flow chart in Fig. 4a, the gate oxide field at the $i^{\rm th}$ time step $t_i [E_{\rm ox}(t_i)]$ is calculated from $V_{\rm fb}(t_i)$ given by HiSIM model, here $E_{\rm ox}(t_i)=(V_g-V_{\rm fb}(t_i)-\varphi_s(t_i))/t_{\rm ox}$, V_g is the gate voltage, φ_s is the surface potential at threshold condition and $t_{\rm ox}$ is the gate oxide thickness. Since $R_{\rm Eox}$ and $R_{\rm HT}$ in the RLD model and the HT model are $E_{\rm ox}$ dependent (Fig. 2), $\Delta V_{\rm fb}$ at t_i is calculated by $\Delta V_{\rm th}(t_i)$, which is the function of $E_{\rm ox}(t_i)$. Then $V_{\rm fb}(t_{i+1})$ is calculated by adding $\Delta V_{\rm th}(t_i)$ to $V_{\rm fb}(t_i)$. The shift of $V_{\rm fb}$ makes the gate electrical field changing from $E_{\rm ox}(t_i)$ to $E_{\rm ox}(t_{i+1})$.

The simulation method for ΔV_{th} under arbitrary E_{ox} is described in Fig. 4b. The decision of stress or recovery is done by the sign (-/+) of E_{ox} . The time interval is Δt , thus $t_{i+1}=t_i+\Delta t$. Under a stress condition, the electrical field at the first time point $t_{s,1}$ is obtained as $E_{ox}(t_{s,1})$ by using HiSIM. The Si-H reaction rate $R_{Eox}(t_{s,1})$ and hole trapping rate R_{HT} ($t_{s,1}$) are obtained following the relationship shown in Fig. 2, so that the threshold voltage shift at $t_{s,1}$ is calculated from (2) and (4) as $\Delta V_{ths}(t_{s,1}) = \Delta V_{th_RLD}[E_{ox}(t_{s,1})] + \Delta V_{th_HT}[E_{ox}(t_{s,1})]$. At the second time point $t_{s,2}$, the flat band voltage V_{fb} is shifted to $V_{fb}(t_{s,2})$ as $V_{fb}(t_{s,2}) = V_{fb}(t_{s,1}) + \Delta V_{ths}(t_{s,1})$. Therefore, calculated by HiSIM, E_{ox} is shifted to $E_{ox}(t_{s,2}) = \Delta V_{th_RLD}[E_{ox}(t_{s,2})] + \Delta V_{th_HT}[E_{ox}(t_{s,2})]$. Under stress bias, ΔV_{th} at t^{th} time point t_i is calculated by accumulating the previous results: $\Delta V_{th}(t_i) = \Delta V_{ths}(t_{s,1}) + \Delta V_{ths}(t_{s,1})$.

Under the recovery condition, since the recovery model parameters are insensitive to E_{ox} , ΔV_{th} recovery is calculated using (3) and (5) with the integrated recovery time $(t_{r,i}=t_{r,i-1}+\Delta t)$, where $t_{r,i}$ and $t_{r,i-1}$ are the recovery time at i^{th} and $(i-1)^{th}$ step. ΔV_{th} during recovery is written as $\Delta V_{thr}(t_i)=\Delta V_{th rec}(t_{r,i})$.



Figure 4. (a) Flow chart of the flat band voltage $(V_{\rm fb}(t_i))$ at $i^{\rm th}$ time point (t_i) . (b) $\Delta V_{\rm th}$ under various $E_{\rm ox, i}$. Stress and recovery are distinguished by $(-/+)E_{\rm ox}$. At $i^{\rm th}$ stress time step $(t_{\rm si})$, $\Delta V_{\rm th}(t_i)$ is calculated as a function of $E_{\rm ox, i}$ and $t_{\rm s, i}$ by using the developed NBTI stress model $(\Delta V_{\rm th}(t_i) = \Delta V_{\rm th_str, i} = \Delta V_{\rm th_str} (E_{\rm oxi}, t_{si})$, where $\Delta V_{\rm th_str, i}$ is stress induced $\Delta V_{\rm th}$. When time changes to $t_{\rm s, i+1} (=t_{\rm si}+\Delta t)$) and $E_{\rm ox}$ changes to $E_{\rm ox, i+1}$, $\Delta V_{\rm th}$ is calculated based on the previous result $(\Delta V_{\rm th_str, i})$ as $\Delta V_{\rm th}(t_{i+1}) = \Delta V_{\rm th_str, i+1} \Delta V_{\rm th_str, i+1} (E_{\rm ox, i+1}, t_{\rm s, i+1})$.

In addition to conventional DC measurements (Figs. 1 and 3), measurements of the frequency dependent $\Delta V_{\rm th}$ feature transient stress/recovery characteristics. Measured results of the frequency dependency of $\Delta V_{\rm th}$ [12] are compared with model results and good agreement is obtained (Fig. 5a). With the extracted model parameter values from Fig. 1 and 3, the frequency dependence of RLD, HT as well as unified NBTI model is shown in Fig. 5b, separately. With increased frequency of stress/recovery, the decreased recovery time in each duty cycle results in a reduction of the recoverable and increase of the unrecoverable components of $\Delta V_{\rm th}$. Therefore, the minimum $\Delta V_{\rm th}$ ($\Delta V_{\rm th_min}$: unrecoverable $\Delta V_{\rm th}$) increases. While the difference between the maximum ($\Delta V_{\rm th_max}$: without recovery) and $\Delta V_{\rm th}$ min decrease.

Fig. 6a shows simulated delays (t_{delay}) of a resistive-load inverter with the supply voltage V_{dd} =1.2V and the resistance R=2e5 Ω . Due to the V_{th} degradation in the p-MOSFET, the delay time (t_{delay}) of the rise-edge is larger than that of the falledge. Since the circuit performance degradation induced by NBTI effect is mainly due to the unrecoverable component, which is demonstrated to increase with the increased frequency (Fig. 5), the increase of t_{delay} is observed with the increased input (V_{in}) frequency. Then the duty cycle is changed from 100% to 10%. Here the 100% duty cycle indicates DC stress without recovery, and induces the degradation under the worst case (Fig. 6b). With decreased duty cycle, the delay time reduces due to shorter stress time but longer recovery time during each duty.



Figure 5 (a) Experimental and model results for AC NBTI degradation data [12]. Model parameters are different from those extracted from Figs. 1 and 2, because the AC data is from different devices. (b) Frequency dependence of the RLD, HT and the unified NBTI model.



Figure 6 (a) Frequency dependence of the rise-edge and fall-edge delay and (b) duty cycle dependence of the delay time (t_{delay}) in a resistive-load inverter to avoid the impact of an n-MOSFET on t_{delay} . The supply voltage V_{dd} =1.2V. Higher frequency and longer duty cycle result in larger t_{delay} .

IV. CONCLUSION

This work developed a NBTI model valid for any operation condition, considering both the reaction-limited-diffusion and the hole-trapping mechanisms. Circuit simulation, including the device degradation, is realized by implementing the unified NBTI model into the advanced MOSFET model HiSIM. With model parameters extracted from conventional DC measurements, device and circuit degradation under various operating conditions are predicted.

ACKNOWLEDGMENT

C. Ma is supported to perform this work as JSPS Research Fellow, and also by Marubun Research Promotion Foundation.

REFERENCES

- [1] A. Islam, H. Kufluoglu, D. Varghese, S. Mahapatra, and M. Alam, "Recent Issues in Negative-Bias Temperature Instability: Initial Degradation, Field Dependence of Interface Trap Generation, Hole Trapping Effects, and Relaxation," IEEE Transactions on Electron Devices, vol. 54, no. 9, pp. 2143-2154, 2007.
- [2] T. Yamamoto, T.Mogami, K. Yamaguchi, K. Imai, T. Horiuchi, "The impact of bias temperature instability for direct-tunneling ultrathin gate oxide on MOSFET scaling," Proc. VLSI Symp. Tech, 1999, pp. 73–74.
- [3] M. Alam, S. Mahapatra, "A comprehensive model of PMOS NBTI degradation," Microelectronics Reliability, vol. 45, pp. 71-78, 2005.
- [4] A. Islam, H. Kufluoglu, D. Varghese, and M. Alam, "Critical analysis of short-term negative bias temperature instability measurements: Explaining the effect of time-zero delay for on-the-fly measurements," Applied Physics Letters, vol. 90, p. 083505, 2007.
- [5] Mitiko Miura-Mattausch, Norio Sadachika, Dondee Navarro, Gaku Suzuki, Youichi Takeda, Masataka Miyake, Tomoyuki Warabino, Yoshio Mizukane, Ryosuke Inagaki, Tatsuya Ezaki, Hans Jürgen Mattausch, Tatsuya Ohguro, Takahiro Iizuka, Masahiko Taguchi, Shigetaka Kumashiro, and Shunsuke Miyamoto, "HiSIM2: Advanced MOSFET Model Valid for RF Circuit Simulation," IEEE Transactions on Electron Devices, vol. 53, no. 9, pp. 1994-2007, 2006.
- [6] C. Ma, H. J. Mattausch, M. Miyake, K. Matsuzawa, T. Iizuka, S. Yamaguchi, T. Hoshida, A. Kinoshita, T. Arakawa, J. He, and M. Miura-Mattausch, "Unified Reaction–Diffusion Model for Accurate Prediction of Negative Bias Temperature Instability Effect," J. Journal Appl. Phys., vol. 51 no. 02BC07, 2012.
- [7] T. H. Ning, "High-field capture of electrons by Coulomb-attractive centers in silicon dioxide," Journal of Applide Physics, vol. 47, no. 7, pp.3203-3208, 1976.
- [8] T. R. Oldham, A. J. Lelis, and F. B. McLean, "Spatial Dependence of Trapped Holes Determined From Tunneling Analysis and Measured Annealing," IEEE Transactions on Nuclear Science, vol. NS-33, no. 6, pp. 1203-1209, 1986
- [9] Z. Ji, L. Lin, J. Zhang, B. Kaczer, and G. Groeseneken, "NBTI Lifetime Prediction and Kinetics at Operation Bias Based on Ultrafast Pulse Measurement," IEEE Trans. Electron Devices, vol. 57, no. 10, pp. 228-237, 2010.
- [10] H. Reisinger, O. Blank, W. Heinrigs, A. Mühlhoff, W. Gustin, and C. Schlünder, "Analysis of NBTI Degradation and Recovery-Behavior Based on Ultra Fast Vt-Measurements," IEEE Int. Reliab. Phys. Symp., 2006, pp. 448-453.
- [11] Y. Wang, "Effects of Interface States and Positive Charges on NBTI in Silicon-Oxynitride p-MOSFETs," IEEE Transaction on Device and Materials Reliability, vol. 8, no. 1, pp. 14-21, 2008
- [12] C. Shen, M.-F. Li, C. E. Foo, T. Yang, D. M. Huang, A. Yap, G. S. Samudra, Y.-C. Yeo, "Characterization and Physical Origin of Fast Vth Transient in NBTI of pMOSFETs with SiON Dielectric," IEDM Tech. Dig. 2006.