Monte Carlo Simulation of Program Disturb in Contact-Less Virtual Ground NOR Flash Memory

Yosuke Isagi¹, Yoshimitsu Yamauchi¹, and Yoshinari Kamakura^{1,2} ¹Graduate School of Engineering, Osaka University Osaka, Japan ²Japan Science and Technology Agency (JST), CREST Kawaguchi, Japan isagi@si.eei.eng.osaka-u.ac.jp

Abstract—Program disturb phenomenon observed in contact-less virtual ground NOR Flash memory is investigated through the numerical simulations. The hot electron behaviors inside the memory cell structures are simulated with Monte Carlo simulators for Si and SiO₂ regions. It is suggested that the electron transport across the SiO₂ region can be attributed to the mechanism for the unintended programming to the adjacent memory cell.

Keywords-NOR Flash memory, virtual ground architecture, program disturb, Monte Carlo simulation, hot electron transport

I. INTRODUCTION

To realize a higher-density NOR-based Flash memory, virtual ground array (VGA) architectures have been reported so far [1,2]. In this structure, as illustrated in Fig. 1, the significant area scaling benefit is achieved by replacing the drain contacts and metal interconnect in the array with a buried bitline diffusion implant. However, one of the critical issues recognized as a barrier for reducing the cell size is the program disturb phenomenon shown in Fig. 2; the adjacent unselected cell is also programmed during the hot-electron writing of the selected bit. Since the mechanism of this disturb has not been fully clarified yet, this work reports the numerical simulations to investigate the hot-electron behaviors inside the cell structure. Monte Carlo (MC) simulations are carried out in the Si channel and SiO₂ regions, and a new mechanism responsible for the program disturb in VGA-NOR Flash memory cell is discussed.



Figure 1. Cross-sectional view of (a) the conventional NOR type Flash memory and (b) the contact-less virtual ground array(VGA)-NOR Flash memory cell [2].



Figure 2. Program disturb phenomenon observed in VGA-NOR Flash memory. The threshold voltage in the selected cell (FG1) and the unselected cell (FG2) are plotted as a function of program time.

II. SIMULATION METHOD

Using a single-particle frozen-field MC approach [3], we investigated the hot electron transport inside the cell structure shown in Fig. 3. Two adjacent memory cells, which share the same bitline diffusion region, were considered. In this study, the potential distributions in this system under various bias conditions were firstly calculated by the hydrodynamic device simulator *HyENEXSS* [4]. In order to make contacts to each diffusion region, three-dimensional simulations had to be carried out. Figure 4 shows an example of the calculated potential distribution in the plane at z = 0. Then, the electron transport under the electric field extracted from the potential gradient was simulated by MC method. The simulation inside

the Si region was performed by using the full-band MC approach [5], while the analytical band MC method [6] was employed for the electron transport in SiO_2 .

III. RESULTS AND DISCUSSION

Figure 5 shows the hot electron trajectories in the Si region simulated by the full-band MC method. After accelerated in the channel of the selected cell, the hot electrons were quickly relaxed in the drain, and at the floating gate edge of the adjacent cell, they no longer had sufficient energies to surmount the SiO₂ barrier. Thus, in this study, we considered the possibility of the program disturb mechanism due to the electron transport across the SiO₂ region.

Figure 6 illustrates the simulation method to verify this



Figure 3. Device structure simulated using the 3D device simulator *HyENEXSS* [4]. The potential distributions under various bias conditions were computed, and the results were used as the input data for the frozen-field MC simulation to investigate the hot electron trajectories. (a) The 3D view. Control gate (CG) is not shown. The source/drain contacts were placed at the back side. (b) The cross-sectional view at the Si/SiO₂ interface.



Figure 4. Potential energy distribution in the structure shown in Fig. 3 calculated by *HyENEXSS*. The distribution in the plane at z = 0 is plotted. The bias voltages are $V_S = 0$ V, $V_{D1} = V_{D2} = 6$ V, and $V_{CG} = 11$ V. The hot electron trajectories started from the point indicated by an arrow were simulated by the MC method.

mechanism, and the simulation results are shown in Fig. 7. To take into account the potential distribution varied with program time, we carried out the simulations applying various voltages to the floating gate of the selected cell (FG1). Note that the electron trajectories in SiO_2 are strongly affected by the bias condition, i.e., the potential distribution. At the initial stage of the programming (Fig. 7a), the electric field around FG1 edge is so weak that most electrons diffused back to the drain, or otherwise were absorbed to FG1. However, supposing the reduction of FG1 voltage due to charging effect (Fig. 7b), the modulation of the electron trajectories was observed, and a portion of electrons were injected to the adjacent floating gate (FG2). This could be understood by looking at the gradients of the potential distribution.

Figure 8 shows the relative percentages of the terminals where the injected electrons were finally absorbed. The electrons injected at FG1 edge can reach to FG2 after the programming of FG1 is progressed; this is consistent with the experimental observation shown in Fig. 2. Although the mechanism due to the channel initiated secondary electrons, which has been suggested to explain the similar phenomena [7], could be another hypothesis, the possibility of the electron transport across SiO₂ should be considered to explore the origin of the disturb mechanism.

IV. SUMMARY

Program disturb phenomenon in contact-less virtual ground NOR Flash memory has been investigated through the numerical simulations, and the possible mechanism has been discussed. The frozen field MC simulations have been performed to observe the hot electron behaviors in Si and SiO₂ regions, which suggested that the electron transport across the SiO₂ region can be attributed to the mechanism for the unintended programming to the adjacent memory cell.



Figure 5. Trajectories of 1,000 electrons potted on a kinetic energy vs. x plane simulated using full-band Monte Carlo Method in Si substrate. The dashed line shows SiO₂ barrier height energy $q\phi_B = 3.1$ eV.



Figure 6. Schematic view of the simulation model for pursuing the electron trajectories after injected into SiO₂. 1,000 electrons were initially put at the drain edge region with a width of 20 nm, and then their trajectories were tracked until they reach any of the terminals (FG1, FG2, CG, or drain). The initial kinetic energy of $q(V_d - \phi_B) \sim 2.9$ eV was assumed.



Figure 7. Results of the frozen-field Monte Carlo simulation for the electron transport in SiO₂ region. The bias conditions assumed were $V_{D1} = 6$ V, $V_{CG} = 11$ V, and $V_{FG2} = 6$ V, and V_{FG1} was varied from 6 V to 4 V considering the effect of the programming. (Top) the trajectories of 1,000 electrons, and (bottom) the potential distribution calculated from the device simulator *HyENEXSS*. Arrows indicate the gradient directions of the potential energy.



Figure 8. Relative percentages of the terminals where the injected electrons were finally absorbed. For each bias condition, 10^5 trials were carried out. Depending on V_{FG1} , the injected electrons can reach the adjacent floating gate (FG2) across the SiO₂ region.

ACKNOWLEDGMENT

The authors would like to acknowledge to Prof. Nobuya Mori of Osaka University for encouragements, support, and for many useful discussions.

References

- R. Koval, V. Bhachawat, C. Chang, M. Hajra, D. Kencke, Y. Kim, C. Kuo, T. Parent, M. Wei, B. J. Woo, and A. Fazio, "Flash ETOX[™] Virtual Ground Architecture: A Future Scaling Direction" in VLSI Symp. Tech. Dig., 2005, pp. 204-205.
- [2] N. Ito, Y. Yamauchi, N. Ueda, K. Yamamoto, Y. Sugita, T. Mineyama, A. Ishihama, and K. Moritani, "A Nobel Program and Read Architecture for Contact-Less Virtual Ground NOR Flash Memory for High Density Application," in *VLSI Symp. Circ. Dig.*, 2006, p.p. 116-117.
- [3] Y. Kamakura, H. Utsunomiya, T. Tomita, K. Umeda, and K. Taniguchi, "Investigations of Hot-Carrier-Induced Breakdown of Thin Oxides," in *IEDM Tech. Dig.*, 1997, p.p. 81-84.
- [4] HyDELEOS^{TM,} ver.5.5, Selete, 2011.
- [5] T. Kunikiyo, M. Takenaka, Y. Kamakura, M. Yamaji, H. Mizuno, M. Morifuji, K. Taniguchi, and C. Hamaguchi, "A Monte Carlo simulation of anisotropic electron transport in silicon including full band structure and anisotropic impact-ionization model," *J. Appl. Phys.*, vol. 75, no. 1, pp. 297-312, Jan. 1994.
- [6] D. Arnold, E. Cartier, and D. J. DiMaria, "Acoustic-phonon runaway and impact ionization by hot electrons in silicon dioxide," *Phys. Rev. B*, vol. 45, no. 3, pp. 1477-1480, Jan. 1992.
- [7] C.-J. Tang, C. W. Li, T. Wang, S. H. Gu, P. C. Chen, Y. W. Chang, T. C. Lu, W. P. Lu, K. C. Chen, and C.-Y. Lu, "Characterization and Monte Carlo Analysis of Secondary Electrons Induced Program Disturb in a Burie Diffusion Bit-line SONOS Flash Memory," in *IEDM Tech. Dig.*, 2007, p.p. 173-176.