Characterization and Modeling of Self-Heating Effect on Transient Current Overshoot in Poly-Si TFTs Fabricated on Glass Substrate

Toshifumi Ota, Hiroshi Tsuji, Yoshinari Kamakura, and Kenji Taniguchi

Abstract—Characteristics of transient drain current overshoot in poly-Si TFTs are measured, and an equivalent thermal circuit model is proposed based on the experimental results. By changing the terminals on which a step voltage is applied, two main mechanisms causing the transient current, i.e., the electron trapping and the self-heating effect, can be separately evaluated. Using this new technique, we discuss the heat conduction mechanisms in TFTs responsible for describing the transient current overshoot component induced by the self-heating effect.

Keywords—Poly-Si TFT; Overshoot Current; Self-Heating Effect; Heat Conduction Model

I. INTRODUCTION

Poly-Si thin film transistors (TFTs) are widely used as switching devices in active-matrix liquid crystal displays. Recently, their performance of Poly-Si TFTs has been significantly improved, enabling to realize more functional digital and analog circuits implemented on a glass substrate, i.e., system-on-panel [1]. Therefore, an accurate device modeling for poly-Si TFTs is now strongly required not only for the steady state [2] but also for the dynamic properties.

It is well-known that the drain current overshoot is observed in the transient turn-on characteristics of poly-Si TFTs [3-5]. One of the origins of this phenomenon has been attributed to the electron trapping to the defect cites in poly-Si grain boundaries and poly-Si/SiO2 interfaces, causing the stretched-exponential type relaxation [4]. Furthermore, the self-heating effect also induces the transient current decay particularly under high bias conditions similarly to SOI MOSFETs. However, the thick glass substrate beneath the poly-Si film significantly impedes the thermal conduction and enlarges the time constant for the transient state (~ 1 sec [6]), which is orders of magnitude larger than that of SOI MOSFETs (~ 1 μsec [7, 8]). Note that the time constant of the carrier emission and capture to the traps is considered to be $10^{-5}$ sec - $10^{-9}$ sec [4, 5], indicating that both the electron trapping effect and the self-heating effect simultaneously occur during the transient operation of TFTs. Hence, the mixture of these two mechanisms makes it difficult to understand the transient characteristics of TFTs.

In this work, we experimentally characterize the transient drain current in poly-Si TFTs, and try to separate the two main mechanisms causing the overshoot. Then, a simple equivalent circuit model is presented especially focusing on the self-heating effect, and the validity of the model is discussed through the comparison with the experimental and the numerical simulation results.
magnitudes of the overshoot are lower than \( V_{g\text{-step}} \) method (dashed lines). The difference between the two curves of these measurements (indicated by the double-headed arrows) is considered to represent the contribution of the traps, which is almost independent of \( W \) (this is a reasonable result). On the other hand, the self-heating effect, which can be evaluated from the data of \( V_{g\text{-step}}, \) is found to strongly depend on \( W \), consistent with the previous report investigating the self-heating-induced TFT degradation [9]. The solid line curves in Fig. 2 suggest that in poly-Si TFTs the transient decay originating from the self-heating effect could not be modeled by the exponential relaxation with a single time constant unlike with the case of SOI FETs [8].

![Figure 2 Turn-on transient decay of drain current \( I(t) \) measured with \( V_{g\text{-step}} \) (dashed lines) and \( V_{\text{step}} \) (solid lines) methods. In this experiment, the poly-Si TFTs with \( L = 4 \) \( \mu \)m and \( W = 1.3, 10, 100 \) \( \mu \)m were used, and the applied voltages were \( V\text{d} = 5 \) V and \( V_g = 10 \) V. The data are normalized to their steady-state values \( I_s(t) = 100 \) sec.](image)

### III. MODELING OF SELF-HEATING EFFECT

In order to understand the transient decay behavior of \( I_s(t) \) originating from the self-heating effect, a simple simulation based on the equivalent thermal circuit model was carried out. As shown in Fig. 3 (a), we considered the hemispherical volume of the glass substrate beneath the TFT, and its heating due to the power dissipation from the TFT was simulated. The region was divided into \( N \) shells, and their thermal resistances \( R_i \) and capacitances \( C_i \) were calculated according to the analytical formula [10] summarized in TABLE I. In the present study, the effective value of the thermal resistance in the innermost hemisphere \( R_0* \) was given by hand, considering that it would contain the effect of the complex heat flow paths just below the device as well as the heating property in the poly-Si device region. Consequently, the equivalent thermal circuit solved by the SPICE simulator was as shown in Fig. 3 (b), where the power dissipation from the TFT was modeled by a constant current source, and each node voltage corresponds to the temperature rise.

![Figure 3 Schematic view of the equivalent thermal circuit model for heat conduction in the glass substrate beneath the poly-Si TFT. (a) Cross-sectional view. The glass substrate was divided into many hemispherical shells. (b) Thermal circuit solved in this study. The power dissipation from the TFT was modeled by a constant current source, and the node voltage indicated by an arrow corresponds to the temperature rise \( \Delta T \) at the device.](image)

**TABLE I. EQUATIONS AND PARAMETERS USED IN THE EQUIVALENT THERMAL CIRCUIT MODEL SHOWN IN FIG. 3. The VALUES OF \( R_i \) AND \( C_i \) \( (i = 1...N) \) WERE CALCULATED ANALYTICALLY, WHILE THE EFFECTIVE THERMAL RESISTANCE OF THE INNERMOST HEMISPHERE WITH A RADIUS OF \( r_i = W / 2 + \delta \) (REPRESENTED AS \( R_0^* \)) WAS GIVEN BY HAND.**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Expression</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Power ( P )</td>
<td>( P = I_s V\text{d} )</td>
</tr>
<tr>
<td>Thermal Resistence ( R_i )</td>
<td>( R_i = \frac{1}{2 \pi \delta^2} \left( \frac{1}{r_i} - \frac{1}{r_{i+1}} \right) )</td>
</tr>
<tr>
<td>Thermal Capacitance ( C_i )</td>
<td>( C_i = \frac{2 \pi \nu \pi \delta}{3} \left( \frac{r_{i+1}^3 - r_i^3}{r_i} \right) )</td>
</tr>
<tr>
<td>Discretization ( \delta )</td>
<td>( \delta = (r_1 - \delta) + (r_N - r_1)^{\frac{1}{N-1}} )</td>
</tr>
<tr>
<td>Thermal Conductivity ( \lambda )</td>
<td>1.4 ( \text{W/m} \cdot \text{K} )</td>
</tr>
<tr>
<td>Density, ( \rho ) ( \text{kg/m}^3 )</td>
<td>2,270</td>
</tr>
<tr>
<td>Specific Heat ( c_p ) ( \text{J/kg} \cdot \text{K} )</td>
<td>1,000</td>
</tr>
</tbody>
</table>

To confirm the accuracy of this model, we compared the obtained results to the rigorous numerical solution of the heat diffusion equation as Fig. 4. The thermal circuit model with the larger \( N \) can yield the better results. The large number of \( RC \) components produces many poles in the circuit, and the stretched exponential behavior can be well described. As shown in Fig. 5 we measured the temperature dependence of the DC drain current under the bias condition with negligible self-heating effect, and then using this information the transient...
decay of $I_d (t)$ was simulated as Fig. 6. Not only the long-time relaxation behavior, but also the $W$ dependence of the experimental results was well reproduced by the simple equivalent thermal circuit analysis. It is well known that self-heating becomes more significant in the wider $W$ devices [9]. There are two possible reasons for this observation. Firstly, the Joule heat generation, which is proportional to the input power $P \approx I_d V_d$, is larger in the wider devices, because $I_d$ is proportional to $W$. Secondly, the heat removal efficiency from the hot spot in the drain would be worse in the wider TFTs, but this mechanism could not be fully included in our present model. Moreover, note that in Fig. 6 the measured data decreases rapidly compared to the simulation, indicating that the modeling accuracy near the hot spot is not enough. For example, around the drain region in TFTs, the generated heat would spread not spherically but rather cylindrically. For the improvement (and further including the trap-related effects), more RC components should be added, but it is a trade-off against the model simplicity and the computational time.

Figure 4 Temperature evolution in the glass substrate at $r = r_1$ obtained by solving the partial differential equation of heat conduction (solid line) and the thermal circuit with various $N$ (symbols). The boundary conditions assumed were (i) the heat flux $= 1 \text{ mW} / (2\pi r_1)$ at $r = r_1$, and (ii) $T = 300 \text{ K}$ at $r = r_N$, where $r_1 = 10 \mu \text{m}$ and $r_N = 1 \text{ mm}$.

IV. SUMMARY

The turn on transient overshoot of $I_d (t)$ in poly-Si TFTs has been measured, and the effect of the self-heating was discussed using the equivalent thermal circuit model. By comparing the data obtained from $V_g$-step and $V_d$-step measurements, the current decay component associated with the self-heating was separated from that due to the transient electron trapping. It was revealed that the current relaxation in poly-Si TFTs could hardly be described by the exponential decay function with a single time constant, and the heat conduction modeling through the thick glass substrate beneath the TFT was proposed to understand the observed results.

REFERENCES


