

Nanosized Metal Grains Induced Electrical Characteristic Fluctuation in 16 nm Bulk and SOI FinFET Devices with TiN/HfO₂ Gate Stack

Hui-Wen Cheng¹, Yiming Li^{1,2,*}, Chun-Yen Yiu¹, and Hsin-Wen Su²

¹Institute of Communications Engineering, National Chiao Tung University, Hsinchu 300, Taiwan

²Department of Electrical Engineering, National Chiao Tung University, Hsinchu 300, Taiwan

*Corresponding author. Email: ymli@faculty.nctu.edu.tw

Abstract—In this study, the work function fluctuation (WKF) induced device variability in 16-nm-gate bulk and SOI FinFETs is for the first time explored by using an experimentally calibrated three-dimensional (3D) device simulation. Random nanosized grains of TiN gate are statistically positioned in the gate region of device to examine the associated electrostatic and carriers' transport properties, concurrently capturing random grain's size, number and position fluctuations. Both bulk and SOI FinFETs with TiN/HfO₂ gate stack are simulated, based upon experimentally available data. The approach of localized WKF simulation method is thus intensively performed to explore the device's variability including comparison between bulk and SOI FinFETs. The results of this study enable us to get an even reasonably accurate account of the random grain's number, position and size effects.

Keywords—localized work function fluctuation; size of metal grain; random grain number, random grain position, bulk FinFET; SOI FinFET; aspect ratio; threshold voltage fluctuation; on/off-state current fluctuation; 3D device simulation

I. INTRODUCTION

Devices with vertical channel possess diverse fascinating characteristics [1-9, 13, 18-20]. High- κ /metal gate stacked fin-type field-effect-transistor (FinFET) [2-9] is promising technology in sub-22 nm device era. However, metal gate may introduce random fluctuation source, so-called the work function fluctuation [10-15] owing to the dependency of work function (WK) on metal grain's size, number and position [16]. Such uncontrollable grain orientations result in random WK of metal during fabrication period. Many studies concerning WKF on planar CMOS technology have been reported [10-12, 16]. Unfortunately, the effects of localized WKF (LWKF) on electrical characteristics with respect to the bulk and SOI FinFETs [17-20] have not been explored yet.

In this study, an experimentally validated device simulation [21] is advanced to assess the WKF on characteristics of bulk and SOI FinFETs with TiN/HfO₂ gate stack. This approach of LWKF simulation methodology enables us to study localized nanosized metal grain's effect including random grain's size, number and position on device's characteristics. The preliminary results of our study indicate the SOI FinFET exhibits relatively smaller σV_{th} , σI_{on} , and σI_{off} , and stronger immunity of WKF resulting from nanosized metal grain of TiN gate. This paper is organized as follows. In Sec. II, we brief the




Figure 1. (a) Achieved device performance for low operating power. (b) We adopt the LWKF method [16]; we first directly partition the area of device's metal gate into 80 sub-regions following Gaussian distribution, where the average number of total generated TiN <200> and <111> orientations are 48 and 32, respectively. The schematic of N-FinFET with random (real structure) and 80 generated grains (simulation structure) in each bulk and SOI FinFET, respectively. (c) The material property of TiN. Then, we randomly assign WK in each sub-region according to stochastic property of TiN, where the probabilities of <200> and <111> grain orientations of TiN gate are 60% and 40%, respectively, and the corresponding WKs are 4.6 and 4.4 eV. Then, 196 cases are generated and mapped into device gate area for 3D device simulation.




Figure 2. The V_{th} versus the number of TiN $\langle 200 \rangle$ orientation of the 16-nm-gate n-type bulk FinFET with $(4 \times 4) \text{ nm}^2$ grain size. The distributions of potential profiles of the case 1 and case 2 are with different number of $\langle 200 \rangle$ orientation (grain number effect); similarly, the distribution of potential profiles of the case 3 and case 4 are with the same number but different position of $\langle 200 \rangle$ orientation (grain position effect).

simulation methodology for bulk and SOI FinFET with metal grain on the gate, respectively. In Section III, we study the threshold voltage (V_{th}) and on-state and off-state current (I_{on} and I_{off}) fluctuations simulated by the 3D device simulation with random distributed nanosized WKS in bulk and SOI FinFET devices, respectively, where the fluctuation is induced by random grain's size, number and position effects. The magnitude of fluctuations between bulk and SOI FinFET is also explored. Finally, we draw conclusions.

II. THE LWKF SIMULATION METHODOLOGY

The devices we examined are the 16-nm-gate bulk and SOI FinFETs with amorphous-based TiN/HfO₂ gate stack and the oxide thickness is fixed at 0.8 nm. The inset of Fig. 1(a) shows




Figure 3. The V_{th} versus number of TiN $\langle 200 \rangle$ orientation of the 16-nm-gate n-type bulk and SOI FinFET with $(4 \times 4) \text{ nm}^2$ grain size, where the pink and yellow colors indicate value of V_{th} for bulk and SOI FinFET, respectively.

the achieved performance of the nominal bulk and SOI FinFETs, as shown in Fig. 1(a), according to ITRS Roadmap for low operating power. Different from recently reported average WKF (AWKF) method [10-12] and the compact model approach [22], we adopt the LWKF method following our recent work in planar devices [16]. For realistic structure, there have a lot of grains in the triple metal gate for both bulk and SOI FinFET devices which can not be controllable during the fabrication processes. Based upon this concept, we experimentally observed silicon data, we assume the grain size is equal to $4 \times 4 \text{ nm}^2$ and the total area of triple gate is $(2 \times 32 + 16) \text{ nm}^2$. Then we partition the gate area into 80 sub-regions to estimate the nanosized work function's variation, as shown in Fig. 1(b), where the $\langle 200 \rangle$ and $\langle 111 \rangle$ orientations with green and blue colors indicate the values of WK = 4.6 and 4.4 eV, respectively. We randomly assign WK in each sub-region according to stochastic property of TiN listed in Fig. 1(c). The probabilities of $\langle 200 \rangle$ and $\langle 111 \rangle$ grain orientations of TiN gate are 60% and 40%, respectively. We notice that the distribution of totally generated $\langle 200 \rangle$ and $\langle 111 \rangle$ orientations are following Gaussian distribution, where the mean value of $\langle 200 \rangle$ and $\langle 111 \rangle$ orientations are 48 and 32. Finally, 196 cases with different grains in the gate area are generated and mapped into device gate area for 3D device simulation.

III. RESULTS AND DISCUSSION

Figure 2(a) shows the distribution of threshold voltage (V_{th}) versus the number of TiN $\langle 200 \rangle$ orientation of the bulk FinFET, where the grain size is $(4 \times 4) \text{ nm}^2$. As the number of TiN $\langle 200 \rangle$ orientation increases, V_{th} becomes higher. In other words, the potential induced by local WK dominates the V_{th} . For example, the case 1 and case 2 with 58 and 40 $\langle 200 \rangle$ orientations result in different V_{th} owing to the random grain's number effect, where the potential profiles are altered (raised or lowered) locally by the high or low WKS. Even the number

	$(2 \times 2) \text{ nm}^2$	$(4 \times 4) \text{ nm}^2$	$(8 \times 8) \text{ nm}^2$
$\sigma V_{th, \text{Bulk FinFET}}$	8.71 mV	14.6 mV	21.5 mV
$\sigma V_{th, \text{SOI FinFET}}$	6.68 mV	9.7 mV	19.2 mV




Figure 4. The σV_{th} with respect to (2×2) , (4×4) and $(8 \times 8) \text{ nm}^2$ grain sizes for bulk and SOI FinFETs, respectively. The comparison of σV_{th} between bulk and SOI FinFETs is summarized in the table.

of $\langle 200 \rangle$ orientation is the same, the position of random grain also induce rather different V_{th} , as shown in the case 3 and case 4, respectively, where the total number of $\langle 200 \rangle$ orientation is 46. Similarly, for SOI FinFET, the V_{th} variation is affected by number and position effect of Wks, but the distribution of V_{th} is smaller than the results of bulk FinFET owing to almost fully depleted channel, as shown in Fig. 3, where the pink and yellow colors indicate bulk and SOI FinFETs, respectively. The estimated V_{th} fluctuation (σV_{th}) is summarized in Fig. 4. The results show that the σV_{th} of SOI FinFET is 1.5 (i.e., $14.6 \text{ mV} / 9.7 \text{ mV}$) times smaller than that of bulk FinFET with $(4 \times 4) \text{ nm}^2$ grain size, where the values of σV_{th} for different gain size are summarized in the inset of Fig. 4.

The x - y and y - z cross-sectional views of SOI FinFET in Fig. 5(a) are shown in Fig. 5(b). A plot of the source-to-drain potential barrier of SOI and bulk FinFETs are shown in Fig. 5(c). The on-state current fluctuation of the SOI FinFET has smaller leakage current than that of bulk FinFET near the substrate. The difference can be investigated from the channel region. Inside the channel region, although the potentials (x - y cross-sectional view) are disturbed by different WK locally for both bulk and SOI FinFETs, the potential is weaker at the middle and bottom for bulk FinFET, as shown in Figs. 5(d) and 5(e), respectively. The distribution of conducting current (y - z cross-sectional view) is strongly dependent on different WK on the channel surface for SOI FinFET. However, the weak potential (blue color) can not control the disturbance from grain orientation locally and increase the leakage current for bulk FinFET, especially at the bottom of channel, as shown in Figs. 5(f) and 5(g). Therefore, the SOI FinFET has smaller (σI_{on}), and off-state current fluctuation (σI_{off}), as shown in Fig. 6. Note the effect of (2×2) and $(8 \times 8) \text{ nm}^2$ grain sizes on both bulk and SOI FinFETs are shown in Fig. 4. The results show that the σV_{th} induced by the $(2 \times 2) \text{ nm}^2$ grain size are 8.71 and




Figure 5. (a) Schematic of selected lateral gate, where (b) are the corresponding x - y and y - z cross-sectional views with $(4 \times 4) \text{ nm}^2$ grain size. (c) The on-state ($V_D = V_G = 0.8 \text{ V}$) profile of electrostatic potential from the source to drain. The on-state potential profile of x - y cross-sectional view for both (d) bulk and (e) SOI FinFETs. (f) The on-state electron distribution of y - z cross-sectional view for both (f) bulk and (g) SOI FinFETs, where the higher WK results in higher potential and electron density.

6.68 mV for bulk and SOI FinFETs, respectively. And, its σV_{th} is 2.5 and 2.9 times smaller, compared with the results of $(8 \times 8) \text{ nm}^2$ grain size in bulk and SOI FinFETs, respectively. The σV_{th} increases as the grain size increases. Figure 6 shows the adopted SOI FinFET with small grain size suppresses the on/off-state current fluctuations.

IV. CONCLUSIONS

Based on the localized work function simulation, the DC characteristic fluctuations of 16 nm bulk and SOI FinFET devices have been simulated and compared. The later one exhibits relatively smaller threshold voltage fluctuation, on-state current fluctuation and off-state current fluctuation. A stronger immunity of WK of SOI FinFET device resulting from nanosized metal grains of TiN gate is observed, compared with bulk FinFET one. The engineering findings of localized WK have been observed in terms of random grain's number, position and size effects. The σV_{th} for bulk and SOI FinFETs with $(4 \times 4) \text{ nm}^2$ grain size are 14.6 and 9.7 mV. The difference (they are 8.71 and 6.68 mV) is reduced when bulk and SOI FinFETs are with $(2 \times 2) \text{ nm}^2$ grain size. We are studying the fluctuation resulting from process variation effect (PVE) and WK of and comparing with silicon data of FinFET devices.

	(2 x 2) nm ²	(4 x 4) nm ²	(8 x 8) nm ²
$\sigma_{I_{on}, \text{Bulk FinFET}}$	$1.49 \times 10^{-7} \text{ A}$	$6.59 \times 10^{-7} \text{ A}$	$1.7 \times 10^{-6} \text{ A}$
$\sigma_{I_{on}, \text{SOI FinFET}}$	$1.44 \times 10^{-7} \text{ A}$	$6.09 \times 10^{-7} \text{ A}$	$6.28 \times 10^{-7} \text{ A}$
$\sigma_{I_{off}, \text{Bulk FinFET}}$	$2.53 \times 10^{-11} \text{ A}$	$2.73 \times 10^{-11} \text{ A}$	$9.88 \times 10^{-11} \text{ A}$
$\sigma_{I_{off}, \text{SOI FinFET}}$	$2.05 \times 10^{-11} \text{ A}$	$2.18 \times 10^{-11} \text{ A}$	$4.84 \times 10^{-11} \text{ A}$




Figure 6. The I_{on} - I_{off} curve of bulk and SOI FinFETs with (2 x 2), (4 x 4) and (8 x 8) nm² grain sizes of TiN gate, where the corresponding $\sigma_{I_{on}}$, and $\sigma_{I_{off}}$ are summarized in the table.

ACKNOWLEDGMENT

This work was supported in part by National Science Council (NSC), Taiwan under Contract No. NSC-99-2221- E-009-175 and by TSMC, Hsinchu, Taiwan under a 2011 grant.

REFERENCES

- [1] Y. Li and C.-H. Hwang, "Effect of Fin Angle on Electrical Characteristics of Nanoscale Round-Top-Gate Bulk FinFETs," *IEEE Transactions on Electron Devices*, vol. 54, no. 12, pp. 3426-3429, December 2007.
- [2] C. Fiegna, Y. Yang, E. Sangiorgi, A.G. O'Neill, "Analysis of Self-Heating Effects in Ultrathin-Body SOI MOSFETs by Device Simulation," *IEEE Transactions on Electron Devices*, vol. 55, no. 1, pp. 233-244, January 2008.
- [3] X. Xu, R. Wang, R. Huang, J. Zhuge, G. Chen, Xing Zhang, Y. Wang, "High-Performance SOI FinFETs Based on Bulk-Silicon Substrate," *IEEE T ED*, vol. 55, pp. 3246-3250, November 2008.
- [4] Y. Li, H. M. Chou and J.W. Lee, "Investigation of electrical characteristics on surrounding-gate and omega-shaped-gate nanowire FinFETs," *IEEE Trans Nanotech.*, vol. 4, no. 5, pp. 510-516, September 2005.
- [5] Yiming Li and Chih-Hong Hwang, "Discrete-Dopant-Fluctuated Threshold Voltage Roll-Off in Sub-16nm Bulk FinFETs," *Japanese Journal of Applied Physics*, vol. 47, no. 4, pp. 2580-2584, April 2008.
- [6] Y. Li, and C.-H Hwang, "Electrical characteristic fluctuations in 16nm bulk-FinFET devices", *Microelectronics Engineering*, vol. 84, no. 9-10, pp.2093-2096, September 2007.
- [7] Y. Li, C.-H. Hwang and H.-W. Cheng "Process-Variation- and Random-Dopants-Induced Threshold Voltage Fluctuations in Nanoscale Planar

- MOSFET and Bulk FinFET Devices," *Microelectronic Engineering*, vol. 86, no. 3, pp. 277-282, March 2009.
- [8] Y. Li, H.-W. Cheng and M.-H. Han, "Quantum hydrodynamic simulation of discrete-dopant fluctuated physical quantities in nanoscale FinFET," *Computer Physics Communications*, vol. 182, no. 1, pp. 96-98, January 2011.
- [9] Y. Li, C.-H. Hwang and M.-H. Han, "Simulation of characteristic variation in 16 nm gate FinFET devices due to intrinsic parameter fluctuations," *Nanotechnology*, vol. 21, no. 9, p. 095203, February 2010.
- [10] H. F. Dadgour, K. Endo, V. K. De and K. Banerjee, "Grain-orientation induced work function variation in nanoscale metal-gate transistors-part I: modeling, analysis, and experimental validation," *IEEE Trans. Electron Devices*, vol. 57, no. 10, pp. 2504-2514, October, 2010.
- [11] H. F. Dadgour and K. Endo, "Grain-orientation induced work function variation in nanoscale metal-gate transistors-part II: Implications for process, device, and circuit design," *IEEE Trans. Electron Devices*, vol. 57, no. 10, pp. 2515-2525, October, 2010
- [12] H. Dadgour, K. Endo, V. De, and K. Banerjee, "Modeling and analysis of grain-orientation effects in emerging metal-gate devices and implications for SRAM reliability," in *IEDM Tech. Dig.*, pp. 705-708, 2008.
- [13] T. Matsukawa, S. O'uchi, K. Endo, Y. Ishikawa, H. Yamahuchi, Y.X. Liu, J. Tsukada, K. Sakamoto, and M. Masahara, "Comprehensive analysis of variability sources of FinFET characteristics," in *VLSI Symp. Tech. Dig.*, pp. 118-119, June 2009.
- [14] J. Hicks, D. Bergstrom, M. Hattendorf, J. Jopling, J. Maiz, S. Pae, C. Prasad and J. Wiedemer, "45nm Transistor Reliability," *Intel Technology Journal* 12, pp. 131-144, 2008.
- [15] M. M. Hussain , M. A. Quevedo-Lopez , H. N. Alshareef , H. C. Wen , D. Larison , B. Gnade and M. El-Bouanani "Thermal annealing effects on physical properties of a representative high-k/metal film stack", *Semicond. Sci. Technol.*, vol. 21, p.1437, 2006.
- [16] H.-W. Cheng, F.-H. Li, M.-H. Han, C.-Y. Yiu, C.-H. Yu, K.-F. Lee, and Y. Li, "3D Device Simulation of Work-Function and Interface Trap Fluctuations on High- κ /Metal Gate Devices," in *IEDM Tech. Dig.*, pp. 379-382, 2010.
- [17] U. Monga, J. Aghassi, D. Siprak, J. Sedlmeir, C. Hanke, V. Kubrak, R. Heinrich, T.A. Fjeldly, "Impact of Self-Heating in SOI FinFETs on Analog Circuits and Interdie Variability," *IEEE Trans. Electron Device*, vol. 12, no. 3, pp. 249-251, March 2011.
- [18] M.P. Kumar, S.K. Gupta, M. Paul, "Corner effects in SOI-Tri gate FinFET structure by using 3D Process and device simulations" in *proceeding of International Conference on Computer-Aided Design*, pp. 683-686, 2011.
- [19] S. Thijs, C. Russ, D. Tremouilles, A. Griffoni, D. Linten, M. Scholz, N. Collaert, R. Rooyackers, M. Jurczak, G. Groeseneken, "Methodology for Design Optimization of SOI FinFET Grounded-Gate NMOS Devices," *IEEE Transactions on Device and Materials Reliability*, vol. 10, no. 3, pp. 338-346, September, 2010.
- [20] I. Ok, C.D. Young, W.Y. Loh, T. Ngai, S. Lian, J. Oh, M.P. Rodgers, S. Bennett, H.O. Stamper, D.L. Franca, S. Lin, K. Akarvardar, C. Smith, C. Hobbs, P. Kirsch, R. Jammy, "Enhanced performance in SOI FinFETs with low series resistance by aluminum implant as a solution beyond 22nm node," in *VLSI Symp. Tech. Dig.*, pp. 17-18, 2010.
- [21] Y. Li, S.-M. Yu, J.-R. Hwang and F.-L. Yang, "Discrete Dopant Fluctuated 20nm/15nm-Gate Planar CMOS", *IEEE Trans. Electron Device*, vol. 55, no. 6, pp. 1449-1455, June 2008.
- [22] X. Chen, S. Samavedam, V. Narayanan, K. Stein, C. Hobbs, C. Baiocco, W. Li, D. Jaeger, M. Zaleski, H.S. Yang, N. Kim, Y. Lee, D. Zhang, L. Kang, J. Chen, H. Zhuang, A. Sheikh, J. Wallner, M. Aquilino, J. Han, Z. Jin, J. Li, G. Massey, S. Kalpat, R. Jha, N. Moumen, R. Mo, S. Kirshnan, X. Wang, M. Chudzik, M. Chowdhury, D. Nair, C. Reddy, Y.W. Teh, C. Kothandaraman, D. Coolbaugh, S. Pandey, D. Tekleab, A. Thean, M. Sherony, C. Lage, J. Sudijono, R. Lindsay, J.H. Ku, M. Khare, A. Steegen, "A cost effective 32 nm high-k/ metal gate CMOS technology for low power applications with single-metal/gate-first process," in *VLSI Symp. Tech. Dig.*, pp. 88-89, 2008.