

# 2D Simulation of Gate Currents in MOSFETs: Comparison between *S-Device* and the Quantum Mechanical Simulator *GreenSolver*

Andreas Schenk  
Integrated Systems Laboratory  
ETH Zurich  
Gloriastr. 35, CH-8092 Zürich, Switzerland  
Email: schenk@iis.ee.ethz.ch

Mathieu M. Luisier  
Network for Computational Nanotechnology  
Purdue University  
West Lafayette, IN 47907, USA  
Email: mluisier@ecn.purdue.edu

**Abstract**—The gate leakage current caused by direct tunneling in a double-gate n-type MOSFET with a physical gate length of 22 nm is studied. Two approaches are compared: a one-dimensional (1D) Schrödinger-Poisson solver coupled to the common drift-diffusion model and a two-dimensional (2D), full quantum mechanical computation of the current. In the first approach, the tunnel probability through the gate dielectric is obtained on straight lines that connect points in the channel with the gate. The second method uses a 2D Schrödinger-Poisson solver with open boundary conditions where carriers are injected from the source, drain, and gate terminals. The dielectric layer has an equivalent oxide thickness of 1.2 nm and is either composed of pure SiO<sub>2</sub> or of a high-*K* SiO<sub>x</sub>-HfO<sub>2</sub> stack. It is found that the leakage currents calculated with the 2D approach are significantly larger due to diffraction of the electron waves at both edges of the gate contact.

## I. INTRODUCTION

High dielectric constant (“high-*K*”) materials, such as HfO<sub>2</sub>, have now reached the stage where they are used in gate stacks of silicon based MOSFET’s [1]. The HfO<sub>2</sub> insulator comes along with metal gate electrodes and a thin (typically  $\leq 10$  Å) inter-facial SiO<sub>x</sub> or oxynitride layer. Modeling the leakage currents in metal-gate/HfO<sub>2</sub>/SiO<sub>x</sub>/Si structures requires knowledge of the dominant conduction mechanism and the physical parameters (permittivities, band offsets, effective tunneling masses), the latter being crucial for meaningful TCAD applications. Based on an n-type double-gate transistor designed to fulfill the requirements of the 22 nm technology node [2], we apply two tunneling models with different complexity and computational burden. Whereas the first model relies on the solution of the conventional 1D Schrödinger-Poisson system, the second, more evolved model uses a 2D and real-space Schrödinger-Poisson solver with open boundary conditions at all terminals. Such a model is capable to describe the increase of tunneling leakage due to electron diffraction at the gate corners.

## II. SIMULATION APPROACHES

In the conventional approach (S-Device), 1D Schrödinger equations are solved along straight lines connecting the chan-

nel to the gate contact [3], [4]. The gate current is self-consistently coupled to the drift-diffusion transport model. A special-purpose grid is defined which consists of lines that are attached to a semiconductor vertex and connect this vertex to the closest grid point on the gate contact. Also points not directly situated under the gate can be connected to the gate corners by defining a maximum angle measured to the normal of the gate contact line. All data on the initial grid are interpolated to the special-purpose grid. The 1D Schrödinger equation is solved in the (one-band) effective mass approximation (EMA) using the scattering matrix approach [5].

The 2D approach (GreenSolver package) treats the device and the gate contact as a single entity on a quantum mechanical level. To allow electrons to enter and exit the simulation domain at the source, drain, and gate contacts, a real-space Schrödinger-Poisson solver has to be used instead of the popular mode-space approximation which separates the longitudinal and transverse directions [7], [8]. The simulation domain is discretized by the finite difference method. The *z*-direction is assumed periodic and induces a *k<sub>z</sub>*-dependence that modifies the injection probability of the electrons [8]. At all contacts a single-band scattering boundary ansatz [9], [10] is applied to model the open boundary conditions (OBC). Working in the EMA Wave Function (WF) formalism instead of the Non-Equilibrium Green’s Function formalism ensures that all elements of the gate boundary self-energy  $\Sigma_G$  can easily be taken into account. In the NEGF approach proposed in Ref. [11] or [12] only the first off-diagonal blocks of  $\Sigma_G$  are kept, and the higher-order elements are neglected. The consequences of this omission have not been explored yet. In the WF formalism the Schrödinger equation has the following form:

$$\underbrace{(\mathbf{E} - \mathbf{H} - \Sigma_S - \Sigma_D - \Sigma_G)}_A \cdot \phi = \mathbf{S}_{inj}. \quad (1)$$

The variable  $\phi$  represents the wave function at each discretization point in the device. The matrices  $\Sigma_S$  and  $\Sigma_D$  model the injection mechanism from the source and drain contacts and vanish everywhere except in the left and right corner of  $A$ ,  $\Sigma_G$

occupies a large sparse block in the middle of  $\mathbf{A}$  and destroys its block tri-diagonal structure inherited from  $\mathbf{H}$  [11]. The  $N_S$  states injected from the source,  $N_D$  from the drain, and  $N_G$  from the gate are included in the  $(N_S \cdot N_D \cdot N_G) \times (N_x \cdot N_y)$  matrix  $\mathbf{S}_{inj}$ .

The linear system (1) is solved with a direct sparse linear solver [10] for each injection energy  $E$  and for the six degenerate conduction band valleys of Si. On a non-uniform finite difference grid the matrix  $\mathbf{A}$  is not symmetric, but it can be symmetrized by a basis transformation [13], which then simplifies the factorization of  $\mathbf{A}$ . The advantages of working in the Wave Function formalism as in Eq. (1) over Non-Equilibrium Green's Functions (NEGF) are (a) a better numerical efficiency [14] and (b) a more accurate physical description as explained above.

### III. DEVICE DESCRIPTION

The structure of the 22 nm nMOSFET was originally designed in the framework of the European project PULLNANO [15] as double-gate architecture. It is symmetrical with respect to the center of the channel (see Fig. 1). The geometry has




Fig. 1. Upper: Schematic of the 22 nm double-gate SOI transistor. Lower: Geometry and doping profile.

been slightly changed for the purpose of this paper (e.g. shorter source/drain regions). Here, the high- $K$  gate stack consists of a 0.8 nm inter-facial  $\text{SiO}_x$  layer and 2.4 nm of  $\text{HfO}_2$ . The gate length is 22 nm, the channel is unstrained with  $\langle 100 \rangle$  orientation, the body thickness is 10 nm, the source/drain extensions are 20 nm long in all simulations, and the contacts are placed vertically at the ends of these extensions. Structure and doping information were translated into S-Device input files by the PULLNANO consortium. The material parameters for the effective mass framework were determined by extensive comparisons of measured and simulated CV and gate current characteristics of various kinds of capacitors and MOSFETs.

As a best compromise the following set of parameters was identified and used in this paper: gate work function = 4.6 eV,  $\epsilon_{\text{HfO}_2} = 23$ ,  $\epsilon_{\text{SiO}_2} = 3.9$ ,  $\chi_{\text{HfO}_2} = 2.05$  eV,  $m_{\text{HfO}_2} = 0.11 m_0$ ,  $\chi_{\text{SiO}_2} = 0.9$  eV,  $m_{\text{SiO}_2} = 0.5 m_0$ .

### IV. RESULTS

Fig. 2 shows the drain and gate current characteristics at  $V_{DS} = 1$  V as obtained with S-Device including (non-local) band-to-band (B2B) tunneling in the drain-body junction. In this simulation the interlayer thickness was  $t_{\text{SiO}_x} = 0.7$  nm (anywhere else  $t_{\text{SiO}_x} = 0.8$  nm). It can be seen that in the GIDL range the direct gate tunneling current is influenced by the B2B




Fig. 2. Drain and gate current characteristics from S-Device at  $V_{DS} = 1$  V.

generation. In the further analysis B2B was neglected. The 2D gate tunneling simulation reveals that the gate current paths have the form of curved lines which describe the diffraction of the electron wave (Fig. 3). Despite the fact that such a




Fig. 3. Electron trajectories at the gate corner from the 2D quantum-ballistic simulation for  $V_{DS} = 0$  V and  $V_{GS} = 0.1$  V.

tunneling path has a lower probability than the corresponding

straight path to the gate, it induces more leakage current since more carriers are available due to the higher doping level at the starting point. A 2D quantum transport simulator fully accounts for this effect, while 1D wave functions along straight lines are unsuited to obtain such trajectories. The effect on the gate current is shown in Fig. 4 for  $V_{DS} = 0.1$  V and in Fig. 5 for  $V_{DS} = 1.0$  V. The full 2D quantum mechanical simulator




Fig. 4. Gate current characteristics from the two models at  $V_{DS} = 0.1$  V.




Fig. 5. Gate current characteristics from the two models at  $V_{DS} = 1.0$  V.

exhibits a gate current that can exceed 10 times the current from 1D approach depending on the gate voltage. Fig. 6 shows the suppression of gate leakage when a pure  $\text{SiO}_2$  layer with the same EOT is replaced by the  $\text{SiO}_x\text{-HfO}_2$  gate stack. This suppression amounts to factors 212 (1D) and 810 (2D) for the on-state and to factors 2167 (1D) and 4546 (2D) for the off-state. The corresponding transfer characteristics are shown in Fig. 7. For the off-state there is no difference in the case with high- $K$  stack (drain current not influenced by the gate current), but a factor 6 difference in the case of pure  $\text{SiO}_2$  layer with the same EOT. This is of course based on the assumption that the gate work function is 4.6 eV.




Fig. 6. Gate current characteristics from the two models at  $V_{DS} = 1.0$  V with the  $\text{SiO}_2\text{-HfO}_2$  gate stack replaced by pure  $\text{SiO}_2$  with the same EOT.




Fig. 7. Transfer characteristics at  $V_{DS} = 1.0$  V for  $\text{SiO}_2\text{-HfO}_2$  and pure  $\text{SiO}_2$  dielectric, respectively.

## V. CONCLUSION

The gate currents of a 22 nm n-type double-gate transistor with either a single  $\text{SiO}_2$  dielectric or a high- $K$  gate stack were studied by two different methods, a 1D approach incorporated in the drift-diffusion simulator S-Device, and a 2D and real-space Schrödinger-Poisson solver. The 1D treatment always underestimates the gate current because it fails to include the important effect of electron diffraction at the gate corners. In the case of out-tunneling (low drain bias), the difference mainly comes from curved trajectories that have their starting points outside the gate region. Here, due to the lateral doping profile, the carrier density is much higher than directly under the gate. This electron diffraction, completely absent in the 1D approach, gives about 20 times more current at low gate voltages. Only at very large gate voltages (and low drain bias) both methods converge. The actual OFF-state leakage is determined by in-tunneling electrons in a narrow interval ( $< 2$  nm) at the drain-side gate corners. Also here, the 1D approach underestimates the OFF-current for both gate di-

electrics. Curved trajectories are advantageous leakage paths since at their end points the band edge is at a lower energy compared to points directly under the gate and, therefore, the carrier velocity is larger there. The reason for this effect is the rapid voltage drop in the pinch-off region. For the 22 nm double-gate FET this increases the OFF-current by a factor of 3.3 for the high- $K$  gate stack and by a factor of 7.1 for pure SiO<sub>2</sub> dielectric. One can conclude that for the design of future high- $K$  stack configurations a 2D and full quantum mechanical treatment of gate leakage should be envisaged.

#### ACKNOWLEDGMENT

The first author is grateful for the financial support by the Swiss National Science Foundation (project NEQUATTRO SNF 200020-117613/1) and by the EU project IST-4-026828-IP-PULLNANO. He also thanks Dr. Andreas Wettstein (Synopsys LLC., Switzerland) for many valuable discussions.

#### REFERENCES

- [1] <http://www.eetimes.com/news/latest/> "Under the Hood: Intel's 45-nm high-k metal-gate process".
- [2] <http://www.itrs.net/reports.html>.
- [3] Synopsys Inc, *Sentaurus Device User Guide*, version Z-2007.03, Mountain View, California, (2007).
- [4] A. Wettstein, A. Schenk, and W. Fichtner, "Simulation of Direct Tunneling through Stacked Gate Dielectrics by a Fully Integrated 1D-Schrödinger-Poisson Solver", *IEICE Trans. Electron.* **E83-C**, 1189 (2000).
- [5] A. C. Marsh and J. C. Inkson, *Semicond. Sci. Technol.* **1**, 285 (1986).
- [6] A. Schenk and G. Heiser, "Modeling and simulation of tunneling through ultra-thin gate dielectrics", *J. Appl. Phys.* **81**, 7900 (1997).
- [7] Z. Ren, R. Venugopal, S. Goasguen, S. Datta, and M. S. Lundstrom, *nanoMOS 2.5: A two-dimensional simulator for quantum transport in double-gate MOSFETs*, *IEEE Trans. on Nanotechnology* **50**, 1914 (2003).
- [8] M. Luisier, A. Schenk, and W. Fichtner, "Quantum transport in two- and three-dimensional nanoscale transistors: Coupled mode effects in the nonequilibrium Green's function formalism" *J. Appl. Phys.*, **100**, 043713 (2006).
- [9] W. R. Frensley, *Rev. Mod. Phys.* **62**, 745 (1990).
- [10] M. Luisier, G. Klimeck, A. Schenk, and W. Fichtner, "Atomistic Simulation of Nanowires in the  $sp^3d^5s^*$  Tight-Binding Formalism: from Boundary Conditions to Strain Calculations", *Phys. Rev. B* **74**, 205323 (2006).
- [11] A. Svizhenko, M. P. Anantram, T. R. Govindan, R. Biegel, and R. Venugopal, "Two-dimensional quantum mechanical modeling of nanotransistors", *J. Appl. Phys.* **91**, 2343 (2002).
- [12] V. Nam Do and P. Dollfus, "Oscillation of gate leakage current in double-gate metal-oxide-semiconductor field-effect transistors", *J. Appl. Phys.*, **101**, 073709 (2007).
- [13] M. Luisier and A. Schenk, "Two-Dimensional Tunneling Effects on the Leakage Current of MOSFETs With Single Dielectric and High- $\kappa$  Gate Stacks", *IEEE Trans. on Electron. Dev.* **55** (6), 1494 – 1501 (2008).
- [14] M. Luisier and A. Schenk, "Atomistic Simulation of Nanowire Transistors" *J. of Comp. and Theor. Nanoscience* **5**, 1031 – 1045 (2008).
- [15] <http://www.pullnano.eu>.