3-D Stress Simulation using Simple Quasi-Models of Gate Oxidation and Silicidation

M. Fujinaga*, T. Yamauchi*, S. Kamohara# and A. Nishida#

TCAD International Inc.*

Kanda-TNK Bldg. 5F, 1-44-2 Kanda-Jinbocho, Chiyoda-ku, Tokyo 101-0051, Japan Semiconductor Leading Edge Technology Corp.(Selete-MIRAI)# 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan

Abstract— We present 3-D stress simulation using simple quasimodels of gate oxidation and Silicidation. We show a good agreement between simulation and experiment about dependency of NMOSFET's saturation current (mobilities) on LOD (Local Oxidation Definition) and TWX (Trench Width of X-direction).

Key words: 3-D stresss simulation, MOS transistor, Mobility, Oxidation, Silicidation, Piezo resistance model

I. INTRODUCTION

It is well known that stress in silicon strongly affects the electron/hole mobilities and threshold voltage of MOSFET. The control of stress such as stress liner films of nitride and stressor of SiGe makes it possible to improve the MOSFET performance [1]. On the other hand, the problem has occurred that MOSFET characteristics depends on not only channel length/width (L/W) but also the other nearby patterns like active region's length, and pitch of active region, gate and contact hole due to stress modification, which is recognized as the systematic variation.

3-D stress simulation is available to analyze the pattern dependence of MOSFET's characteristics systematically. Until now, there have been stress simulations of the dependence on the active region length [2-5] and distances between active regions. However, there is no good agreement report with actual data, because the previous analysis has not considered stress effects of gate oxidation and silicidation after filling in trench. The problems of these simulations can be caused by the difficulty of 3-D oxidation simulation and silicidation on a comparably wide region. Because the simulation of oxidation and silicidation for a wide region takes a long time to compute hard 3-D topography / meshing in visco-elastic model. Therefore, we propose simple quasi-models of oxidation and silicidation, which can be applied in the normal stress simulation. Using these proposed simple models, it is possible to calculate total steps for only 30 minutes with Intel Xeon (X5365 3.0 GHz). And then, we have succeeded in good agreement between experiment and simulation by the calibration of physical parameters such as intrinsic stress, Young's modulus of each material. In this work, we used 3-D process simulator (HySyProS) [6] and TiSSiEN-stress solver (TCADi's IP).

II. SIMPLE QUASI-MODELS OF GATE OXIDATION AND SILICIDATION

A. Stress effect of gate oxidation and quasi-oxide shape

We have simulated TWX-dependence of I/O-gate oxidation (about 8 nm) after filling in trench using the process simulator (HySyProS), and then its results are shown in Figs. (a),(b) and (c), which mean 2-D topography, 2-D 1 distribution of x-component (σ_{xx}) stress, and 1-D profiles of stress tensor components ($\sigma_{xx}, \sigma_{yy}, \sigma_{zz}$) 0.5nm below SiO₂/Si interface, respectively. Although the gate oxidation creates very thin oxide film, it causes strongly compressive stress in the corner of upper trench edge. Its stress peak value is about 1 GPa as shown in Figs. 1 (b) and (c). Then, it can be seen that compressive stress(σ_{xx}) of TWX=0.1µm is larger than that of TWX= $0.03\mu m$ in Fig. 1(c). This reason is that the oxide film filled in trench becomes a relaxant of stress. If gate oxidation isn't considered, compressive stress (σ_{xx}) in silicon is increased as trench width of X-direction (TWX) becomes larger. Therefore it is possible to find which of gate oxidation or oxide film filled in trench is a dominant factor due to measured data . And then, it can be predicted that the final stress at the trench upper edge is more than 1 GPa since additionally there is a normal gate oxidation in the next process step.

We propose a quasi-gate oxide piece with an intrinsic stress instead of gate oxidation as shown in Fig. 2. Their oxide pieces have σ_{xx} and σ_{yy} as a constant intrinsic stress in the sides of yz and zx-interfaces, respectively. In this case, by considering above mentioned simulation of oxidation, width and height of the quasi-oxide pieces are set to 0.015µm and 0.03 µ m, respectively.

B. Quasi-silicidation shape

The physical parameters of silicide strongly affect the LOD-dependence of mobilities. We propose quasi-silicide shapes with an intrinsic stress, which are created on source/drain and the top of gate polysilicon, as shown in Fig.2. This silicide shapes are formed by using the functions of etching and deposition in the simulation.

III. EXPERIMENT AND SIMULATION

A. Procedure

We used the experimental data and TEG mask pattern in Fig. 3 of 65 nm process to calibrate several physical parameters such as intrinsic stress, Young's modulus and Poisson's ratio of materials. We have intrinsic stress values which are measured for all the used materials as references. In this calibration, we have used the piezo resistance model [7] to fit to the average of the measured mobility for 128 MOSFETs which is derived from saturation currents corresponding to various dynamic threshold voltages. An example of 3-D structure used for stress simulation and its result: x,y, and zcomponents (σ_{xx} , σ_{yy} and σ_{zz}) of stress tensor are shown in Fig. 4 and Fig. 5(a),(b) and (c), respectively. Figs. 5 show that the variation of σ_{xx} and σ_{yy} is large, and that of σ_{zz} is little. So, the variation of Tr.-characteristics is more affected by x/ycomponents (σ_{xx}/σ_{yy}) of stress than z-component (σ_{zz}). These stress simulation have been done in a quarter region of mask pattern in Fig. 3.

B. Discussion

Fig. 6 shows the calibrated result of 3-D stress simulation and the measured data, which is the graphs of dependence on LOD and TWX, of which horizontal axis is TWX. Basically, if the intrinsic compressive stress of quasi-oxide pieces becomes large, its graph shape becomes right side rise. Because oxide filled in trench is operated as the relaxation of stress. On the other hand, if the intrinsic stress of oxide filled in trench becomes large, its left side rises. The TWXdependence (LOD=0.62, 1.3 μ m) of the mobility for the NMOSFET in our measured data is a little right side rise as shown in Fig.6. Therefore, it is found that the intrinsic stress of quasi-oxide pieces is more dominant than that of oxide filling in trench. And then, this intrinsic stress of quasi-oxide pieces need to be very large (~3 GPa), and it is reasonable for the mobility variation from the Piezo resistance model. We can see good agreement between simulations and measured data in Fig. 6.

IV. CONCLUSION

We propose a simple quasi-model instead of 3-D numerical simulations of gate oxidation and silicidation for the stress simulation in MOSFET channel region. It can be seen that our simulation agrees very well with measured data about the LOD/TWX-dependency of NMOSFET mobility, and then it is found that the stress induced by gate oxidation is dominant on stress variation of the channel region for our process..

ACKNOWLEDGEMENT

A part of this work was supported by NEDO

References

- [1] S.E. Thompson, et all., IEEE Trans., ED, Vol.53, No.5, p.1010, 2006
- [2] V. Chen et al., pp.667-674, IEEE, COSTUM INTEGRATED CIRCUIT CONFERENCE 2005
- [3] V.Moroz and et al, 0-7695-2523-7/06, ISQED'06, IEEE, 2006.
- [4] H.Miura and Y Tanizaki, SISPAD'95, PP.147-150, 1995.
- [5] H. Tsuno, et al., Symp, on VLSI Tech, pp.204-205, 2007
- [6] T. Wada and N. Kotani, IEICE Trans. Electron., E82-C, pp. 839-847, 1999
- [7] C.S.Smith, Phys. Rev. 94 pp.42-49, 1954



Fig. 1(a) 2-D simulation results (topography) of oxidation (about 8nm)



TWX=0.3µm TWX= 0.1 μm Fig. 1(c) 2-D simulation results (1-D profile z=-0.0005µm) of oxidation (about 8nm)



Fig. 2 3-D conceptual structure of this work





8.00e+08 1.08 5.00e+08 1.06 1.04 2.00e+08 $1 + \Delta \mu/\mu$ 1.02 1 -1.00e+08 0.98 -4.00e+08 0.96 0.94 -7.00e+08 0.92 0.1 -1.00e+09

Fig. 6 3-D stress simulation (Calibrated result) and measured data

0.6

0

-0.6

0