Impact of Shear Strain and Quantum Confinement on <110> Channel nMOSFET with High-Stress CESL

H. Takashino, T. Okagaki, T. Uchida, T. Hayashi, M. Tanizawa, E. Tsukuda, K. Eikyu, S. Wakahara, K. Ishikawa, O. Tsuchiya, Y. Inoue

Renesas Technology Corp., 4-1 Mizuhara, Itami, Hyogo 664-0005, Japan {takashino.hiroyuki|okagaki.takeshi}@renesas.com

Abstract

Numerical study in conjunction with comprehensive bending experiments has demonstrated that (100)-Si has the optimum channel direction along <110> in terms of the device performance of strained 65nm-node nMOSFETs with Contact Etch Stop Layer (CESL), and that both the shear strain component and the quantum confinement effect play an important role in this superiority.

1 Introduction

The process-induced strain has become one of the principal technology boosters for improving MOSFET mobility and has led to great concerns about the selection of the optimal channel direction [6, 7]. In state-of-the-art devices, the stress distribution is complicated as shown in Fig.1 [1]. Therefore, it is necessary to optimize the device structure with the support of physical analysis using TCAD. In this study, we investigate the dependence of the performance gain of nMOSFETs on channel direction at various stress levels ranging from 4-point bending experiments (~100MPa) to high-stress CESL (~500MPa). A newly developed mobility model, which takes into account the shear strain component and the quantum confinement effect has, for the first time, provided a consistent explanation of stress effects on device characteristics.

2 Model

To obtain the new model, we extended a simple mobility model for strain effect in Si band structure [2], to include both the shear strain and the quantum confinement effect in the inversion layer of nMOSFETs. Let's begin by looking at the Bir-Pikus effective Hamiltonian near the X point [3]. Considering the Si crystal symmetry, the Hamiltonian of the z-valley is given by

$$\frac{\hbar^2}{2m_t}(k_x^2 + k_y^2) + \frac{\hbar^2}{m_t}sk_xk_y\varepsilon_{xy} + \frac{\hbar^2}{2m_l}k_z^2 + \triangle E_z(\varepsilon), \tag{1}$$

where $m_t(0.19m_0)$ and $m_l(0.98m_0)$ represent transverse and longitudinal electron mass, respectively. $\Delta E_z(\varepsilon)$ is the conduction band deformation potential with the parameters D,U. The second term is the origin of difference between longitudinal piezo-coefficient π_l and transverse piezo-coefficient π_t in the <110> channel. The parameter *s*, which is omitted in [2], expresses the dependence of effective mass on shear strain ε_{xy} . The lowest subband energy E_z is expressed as $C_{qm}(m_0/m_l)^{1/3}(qF)^{2/3}$ by the conventional quantization method for the inversion layer. The z-axis is taken as the confinement direction, *F* is the confinement electric field and C_{qm} is a constant parameter. Similarly, the lowest subband energy of x-valley E_x and y-valley E_y is given by $C_{qm}(m_0/m_t)^{1/3}(qF)^{2/3}$. Considering the quantum confinement effect according to [4], the mobility tensor with constant relaxation time is given by

$$\mu_{xx} = \frac{p_z}{m_t} + \frac{p_x}{m_l} + (1 - s^2 \varepsilon_{zx}^2) \frac{p_y}{m_t}, \quad \mu_{xy} = s \varepsilon_{xy} \frac{p_z}{m_t}, \quad \mu_{yy} = \frac{p_z}{m_t} + (1 - s^2 \varepsilon_{yz}^2) \frac{p_x}{m_t} + \frac{p_y}{m_l}.$$
 (2)

The p_i in the above equations is the electron occupancy of the valley *i* which is expressed as $p_i = I_i / \sum_{i=x,y,z} I_i$ with

$$I_x = \frac{\exp\left\{-(E_x + \triangle E_x(\varepsilon))/kT\right\}}{\sqrt{1 - s^2 \varepsilon_{yz}^2}}, I_y = \frac{\exp\left\{-(E_y + \triangle E_y(\varepsilon))/kT\right\}}{\sqrt{1 - s^2 \varepsilon_{zx}^2}}, I_z = \frac{\exp\left\{-(E_z + \triangle E_z(\varepsilon))/kT\right\}}{\sqrt{1 - s^2 \varepsilon_{zy}^2}}$$

The expression (2) is suitable for a Drift-Diffusion (D.D.) simulator. In implementation of our model, we used the scalar type mobility μ given by $\mu = \sqrt{\sum_i (\sum_j \mu_{ij} \partial_j E_f)^2} / \sqrt{\sum_i (\partial_i E_f)^2}$ with the gradient of the quasi-Fermi level E_f , because of the conformity with the conventional discretization scheme of the D.D. simulator.

It should be noted that, since our model has been derived from the effective Hamiltonian (1), we can easily obtain the mobility expression of the arbitrary orientation by the coordinate transformation of the Hamiltonian.

Results & Discussion 3

Figs. 2, 3 show the 4-point-bending method measurement results for the <100> and <110> channels, respectively. $\delta Id/Id$ changes linearly in the small strain region at about 0.1% and the piezo-coefficient can be well-defined from the slope. The coefficient of <100> gets smaller as the gate bias becomes larger, while the gate bias dependence of the <110> channel is negligible.



tion of nMOSFET with CESL. σ_{xx} (left figure) and σ_{zz} (right figure) have nonuniform distribution.

Figure 2: <100> strain degate biases.

Figure 3: <110> strain dependence of nMOSFET cur- pendence of nMOSFET current measured at two different rent measured at two different gate biases.

Fig. 4 shows the gate bias dependence of the piezo-coefficients obtained by 4-point bending method and that calculated by D.D. simulator using our model. The simulation results well reproduce all the measured data, with a clear separation between π_l and π_t in the <110> channel which can't be expressed by the model in [2]. The parameters used here are summarized in Table 1. The calculated piezo-coefficients at the weak confinement limit are close to the bulk values of [5] (Table 2). In order to select the

D	U	S	C_{qm}
-8.6	10.0	45.0	9.0e-6

Table 1: Parameter values. Unit of D and U is [eV], s is dimensionless. Unit of C_{qm} is $[eV^{1/3} cm^{2/3}]$.

	This model		[5]
	Vg=5V	bulk limit	bulk
$<100>\pi_l$	-36	-93	-102
π_t	7.5	46	53
$<110>\pi_l$	-26	-30	-31
π_t	-2	-18	-17

Table 2: Piezo-coefficients from this model and bulk values in [5]. Unit is $[10^{-12} \text{ cm}^2/\text{dyn}]$.

optimum channel direction for the current gain [6], it should be noted that, under high gate bias, π_l in <110> is larger than that in <100> with high tensile strain while π_l in <110> is less than that in <100> with low tensile strain applied by using the 4-point bending method (Fig. 5, [7]).

Fig. 6 shows the current enhancement of the nMOSFET with tensile CESL. The calculation results for this structure obtained by [8] were also plotted and are almost in complete agreement with the measurements. We find that, in the high tensile region with CESL, the current enhancement of the <110> channel is greater than that of <100>. The difference between the <110> mobility and that of <100> is mainly derived from the μ_{xy} of (2) which becomes larger with the greater shear tensile strain ε_{xy} applied with the <110> tensile stress of CESL. In Fig. 7, it can be seen that the conventional



Figure 4: The gate bias dependence of π_l and π_t for Tox=8nm nMOSFET. The results calculated with our model are also plotted and well-agree with the measured data. The parameter values are summarized in Table 1.



Figure 6: Tensile CESL thickness dependence of current enhancement. The enhancement is normalized by the current of the <100> nMOSFET with 20nm thickness CESL.

model [2] gives channel direction dependence opposite to the measurement results and our calculated results. It is clear that considering both shear strain and quantum confinement effects is essential for estimating nMOSFET performance with CESL. Fig. 8 shows nonuniform mobility enhancement and confinement electric field *F* along the <110> channel. Because of the large *F*, enhancement in the source-side channel region becomes smaller than that in the other regions.



Figure 7: The effect of shear strain and quantum confinement on the same nMOSFET structure used in Fig.6. We compare our extended model with the model in [2].



Figure 8: The confinement electric field *F* and mobility enhancement distribution along <110> of 100nm thickness CESL. In the strong confinement region ($x \sim -0.025$ um) the enhancement is small while that of the S/D region is large.

The quantum confinement greatly changes the temperature dependence of mobility and

current enhancement (Figs. 9, 11). Under tensile stress with CESL, the enhancement in the <110> channel depends less on temperature than in <100> (Fig. 9). Fig. 11 shows the temperature dependence of the nMOSFET current reduction with compressive stress induced by STI (Fig. 10). In the <100> channel case, the results obtained with our model well-agree with the measurement data. Similarly, under tensile stress, the temperature dependence of current variation in <110> is more stable than in <100>.



Figure 9: Temperature dependence of mobility enhancement at the channel center of 100nm thickness CESL. The dependence of the inversion layer is opposite to that of bulk.

Figure 10: A stress distribution of the nMOSFET with STI. STI gives compressive stress at about 600MPa along the channel while at about 100MPa along the vertical.

Figure 11: Temperature dependence of nMOSFET current reduction with STI stress. The dependence of the inversion layer is less than that of bulk.

4 Conclusion

We have proposed a novel mobility model derived directly from the Bir-Pikus effective Hamiltonian. Using this model, we have shown the advantage of <110> channel nMOSFETs with high-stress CESL, while accurately reproducing the gate bias dependence of higher <100> piezo-coefficients in the weak-stress of the bending experiment elucidated in [5]. The robustness of <110> channel nMOSFETs against temperature fluctuation has also been revealed by using this model.

Acknowledgements

The authors would like to thank Dr. N. Mori and Dr. Y. Kamakura for the valuable discussions regarding the Bir-Pikus effective Hamiltonian.

References

- [1] T. Uchida et al., Proc. SISPAD 2005, p.199, 2005.
- [2] J. L. Egley and D. Chidambarrao, Solid-St. Elec., p.1653, 1993.
- [3] G. L. Bir and G. E. Pikus, "Symmetry and Strain-Induced Effects in Semiconductors," ed. Wiley, New York, 1974.
- [4] M. J. van Dort, P. H. Whoerlee and A. J. Walker, Solid-St. Elec., vol.37, p.411, 1994.
- [5] S. M. Sze, "Semiconductor Sensors," ed. Wiley, New York, 1994.
- [6] H. Irie, K. Kita, K. Kyuno and A. Toriumi, IEDM Tech. Dig., p.255, 2004.
- [7] K. Uchida, T. Krishnamohan, K. C. Saraswat and Y. Nishi, *IEDM Tech. Dig.*, p.135, 2005.; M. Hane, T. Ikezawa, M. Kawada, T. Ezaki and T. Yamamoto, *Proc.SISPAD 2006*, p.55, 2006.
- [8] SELETE 3D process simulator HySyProS.