SET Accurate Compact Model for SET-MOSFET Hybrid Circuit Simulation

C. Le Royer*, G. Le Carval*, M. Sanquer**

* CEA-DRT-LETI - CEA/GRE, 17 rue des Martyrs, 38054 Grenoble Cedex 9, France cyrille.leroyer@cea.fr, gilles.lecarval@cea.fr

** CEA-DRFMC, 17 rue des Martyrs, 38054 Grenoble Cedex 9, France marc.sanquer@cea.fr

Abstract

Single-Electron Transistors (SETs) [1][2] are attractive candidates for post-CMOS VLSI ICs. Accurate models are also required in order to efficiently design SET circuits and hybrid circuits. We have developed a new physical compact model of SET [3][4], which enables the accurate simulation of SET circuits and hybrid circuits in a SPICE-like environment. We show advanced examples of applications of our approach: simulations of elementary circuits which functionalities have been experimentally demonstrated in the literature [5][6].

1 Introduction

SETs have attracted much attention because of their low power consumption and small size [1][2][7]. Recent works [5][6] show that Single-Electron Transistors could enable innovative functionalities if they are associated with MOSFETs. However Monte-Carlo (MC) simulation [8] is not adapted to the analysis and the optimization of realistic logic circuits with a large number of devices (MOSFETs and SETs).

In this paper, we propose a compact physically based SET model, describing SET characteristics accurately over a wide range of temperature and voltages [4]. Our approach is simpler and more efficient than those presented in the literature [9][10]. Our model has been validated in static and dynamic regimes [4], at both device and logic circuit levels, by comparison with the MC simulator SIMON [8].

2 SET modeling

Our model is derived on the basis of the "orthodox" theory of single charge tunnelling and the master equation method [1][2]. The number of elementary charges e in the SET island (Figure 1.a) is supposed to be n = -1, 0 or +1. This model (detailed elsewhere [4]) is built on this assumption and the periodicity of the current $I_{DS}(V_{GS})$: the average I_{DS} current (Figure 2.b) is determined as a function of the V_{DS} and V_{GS} voltage, the temperature and the offset charges, q_0 .

We have checked that, in the dynamic or static regime, the difference between our model and MC simulation (Figure 2) is less that 1.5% for $|V_{DS}| \le 2e/C_{\Sigma}$ ($C_{\Sigma} = C_1 + C_2 + C_G$ is the total capacitance of the central island), which is two times the limit of

the models proposed by Uchida [9] or Mahapatra [10]). We have checked that this result does not depend on the SET parameters (capacitances, resistances) and is validated for a large range of temperature $(kT/E_C < 0.1)$.



Figure 1: a) Schematic representation of a Single-Electron Transistor. b) Example of current I_{DS} calculated with our model. The blockade regions (diamond shape) can be clearly distinguished.



Figure 2: a) Example of relative error (%) between MC simulation and our model in the V_{DS} - V_{GS} diagram. In the central region the accuracy is better than 1.5%. b) Theoretical limits of validity of our model (which correspond to the MC results).

3 Applications to hybrid MOSFET-SET simulation

3.1 Ring oscillator with SETs

The first logic gates that we have simulated with our model (in SmarSpice with Verilog-A [11]) are ring oscillators composed of 2p+1 SET inverters [11] (Figure 3).



Figure 3: Ring oscillator with 3 SET inverters.

The voltages V_1 , V_2 and V3 are the outputs of the 3 inverters. The supply voltages are $+V_D$ and $-V_d$. This circuit generates oscillating signals like in the case of CMOS inverters. Figure 4 shows the voltages of the outputs of the three inverters as a function of time, obtained by a Smartspice simulation [11]. This proves that our model allows to simulate this oscillating behaviour.



Figure 4: Simulation of the ring oscillator behaviour. When the supply voltage V_d is increased to its nominal value, the outputs voltages Vi oscillate (b : zoom of Figure a).

3.2 Hybrid SET-MOSFET circuits

We have also simulated the electrical behaviour of two hybrid MOSFET-SET circuits: a SRAM cell [5] and a "quantizer" [6] (Figure 5) proposed by Inokawa.



Figure 5: Schematic circuits proposed by Inokawa a) SRAM cell [5] (the multiple-value memory effect is due to the V-I hysteresis). b) "quantizer" [6] (the signal V_{in} is sampled with respect to the frequency defined by the "Clock" MOSFET along the stability points a, b, ..., f).



Figure 6: a) Current characteristic I(V) of the sub-circuit of the SRAM cell calculated by hybrid SPICE simulation. b) Multivalued hysteresis effect of the SRAM cell simulated by our model.

For most simulation parameters, we have considered the values extracted by Inokawa from measurements. We have used the following values: MOSFET: $L = 14\mu m / W = 12\mu m / T_{ox} = 9.45nm - SET$: $C_J = 1.8aF / C_G = 0.07aF / Rt = 150k\Omega / q_0 = e/2 / Vgg = 1.04V[5]$. The simulated results (Figure 6 and Figure 7) show a very good agreement with these experimental measurements [5][6].



Figure 7: Simulation of the quantizer operation. The output voltage V_{out} (with a staircase shape with respect to the stability points) corresponds to the sampling of the triangular voltage V_{in} .

4 Conclusions

In this paper we propose a new compact model for SET dedicated to SPICE simulation for SET circuits and hybrid MOSFET-SET circuits. After showing the performances of our model, we apply it to the simulation of SET Logic gates and hybrid MOSFET-SET circuits. We demonstrate the accuracy of our model by the good comparisons between the SPICE simulations and the experimental measurements of these circuits [5][6].

Acknowledgment

The authors would like to acknowledge Silvaco's contribution which greatly facilitated implementation of these models within SmartSpice and Verilog-A.

References

- H. Grabert and M. Devoret., «Single Charge Tunneling», Series B: Physics Vol. 294, NATO ASI Series, Plenum Press, 1992.
- [2] K. K. Likharev, Proc. of the IEEE, Vol. 87, Issue 4, pp.606-632, Apr. 1999.
- [3] C. Le Royer et al., Proc of ESSDERC, Florence (Italy), pp. 403-406, 24-26 Sept. 2002.
- [4] C. Le Royer, PhD Thesis, Joseph Fourier University, Grenoble (France), 17 Oct. 2003.
- [5] H. Inokawa, A. Fujiwara, and Y. Takahashi, DRC Conference Digest, pp. 129-130, 2001.
- [6] H. Inokawa, A. Fujiwara, and Y. Takahashi, IEDM, pp. 147-150, 2001.
- [7] A. N. Korotkov et al., Appl. Phys. Lett., Vol. 68, N°14, pp. 1954-1956, 1996.
- [8] C. Wasshuber, H. Kosina, S. Selberherr, Trans. Computer-Aided Design of Integrated Circuits and Systems, Vol. 44, pp. 937-944, Aug. 1997.
- [9] K. Uchida et al., Jpn. J. Appl. Phys., Part. 1, Vol. 39, N° 4, pp. 2321-2324, 30 Apr. 2000.
- [10] S. Mahapatra et al., IEEE Electron Device Lett., Vol. 23, N° 6, pp 366–368, Jun. 2002.
- [11] SmartSpice User's manual Volume 2, Silvaco Data Systems, Santa Clara, 2002.