

Robust Method for Fast and Accurate Simulation of Random Dopant Fluctuation-Induced V_{th} Variation in MOSFETs with Arbitrary Complex Doping Distribution

Indranil De, Andrei Shibkov, Sharad Saxena
PDF Solutions, Inc.
San Jose, USA
indranilde@yahoo.com

Abstract

We present a robust, fast, and accurate method for prediction of threshold voltage fluctuations induced by random placement of dopants in the MOSFETs. It is used to accurately predict the threshold voltage fluctuation for an analog transistor design. The method allows easy coupling to a process and device simulation framework, and, hence, evaluation of dopant induced threshold voltage fluctuation at the transistor design stage. The methodology is also used to compare the threshold voltage fluctuation in ultra-short channel devices having different profile architectures.

1 Introduction

Random dopant fluctuation-induced variation of threshold voltage in MOSFETs is a dominant source of mismatch in closely laid out analog transistors for current technologies. It is also one of major sources of parametric fluctuation in high-performance short-channel transistors and DRAM cell transistors, which have aggressively scaled gate areas and high doping concentration in channel. It is necessary for device designers to be able to predict the impact of changes in transistor design on sensitivity of the device characteristics to random dopant fluctuation. Accurate estimate of variance of device parameters induced by statistical doping fluctuations must also be obtained early in development cycle so that design manufacturability can be assessed.

2 New Method

Previous work in this area did not allow for fast and accurate prediction of dopant-induced variability in device structures with arbitrary complex doping distributions and meshes. Process development in most technologies takes place with the aid of TCAD where calibrated process and device simulators are coupled to evaluate impact of process changes on transistor performance. Process simulation of short channel devices in any technology result in devices where channel length (L_{eff}) is much shorter than gate length (L_{gate}), and where complex doping profiles exist due




Fig.1. Device structure of a 0.25um gate length logic device showing rapidly varying doping profiles and a non-orthogonal simulation mesh.

to pocket implants and dopant diffusion mediated by extension defects. Furthermore, simulation grid in a realistic device structure obtained from process simulation must typically be replaced by non-uniform general triangular grid optimized for device simulation so that the device simulation is fast, robust and free from mesh-induced noise [2]. A typical device simulation mesh is shown in Fig. 1. Analytical models [3] cannot be used to derive parameter variation in such structures. Other more accurate methods involving use of 3D device simulation [1] are too slow for practical applications. Our method addresses both accuracy and speed issues and can be used with arbitrary doping profiles. It derives dopant-induced fluctuation from arbitrarily complex doping distributions and can be used with any mesh suitable for device simulation. Our algorithm calculates statistical doping fluctuation for each grid node based on the doping concentration at the node using binomial statistics (Fig. 2). Node area is calculated in a manner consistent with that used for discretization of PDE's in device simulator, and device width is




Fig.2. Random component of doping distribution obtained for structure in Fig.1 using method described here. This is superimposed on the nominal structure.

provided as user input. Nominal device structure is repeatedly subject to statistical perturbations followed by device simulation to extract important device parameters until sufficient statistical sample is obtained. Solution obtained from nominal device simulation is used as initial guess for perturbed device structures, allowing considerable speedup in extraction of device parameter variability.

3 Results

To demonstrate accuracy and efficiency of our method it was used to extract $\sigma(V_t)$ for a 0.25 μm technology, using device profiles extracted using carefully calibrated process and device simulation. Excellent match between experimental and simulated data is observed (Fig.3). Quantum effects must be included to get proper match between experimental and simulated data. Note that the standard deviation of the V_t does not really scale at $1/\sqrt{L_{\text{gate}}}$, because L_{eff} is typically much smaller than L_{gate} for shortest channel devices (see Fig. 4). The simulated variation with respect to width predicts a $1/\sqrt{\text{width}}$ dependence.

As a practical application of this technique, impact of random dopant fluctuation on transistor characteristics for a 0.1 μm technology are used to compare robustness of several different device design options as shown in Fig. 5. Vertically graded profiles (retrograde) and laterally graded profiles (halo) are used to control short channel effects in ultra-short channel transistors. When compared at the same off-state leakage and threshold voltages, retrograde channel devices have lower dopant induced fluctuation, which is consistent with earlier predictions from analytical models [2]. Similar comparisons performed with realistic pocket profiles show that the dopant-induced fluctuation is a strong function of the pocket profile itself. If the pocket profile implanted at 30 or 45 degrees, and maintains its position as is common with heavier species like As or In, the induced fluctuations are smaller than with uniform profiles. However, if there is large dopant pileup at the surface, as is common with lighter pocket species like B, the induced fluctuations are much larger than in uniformly doped profiles. The results clearly indicate that there is much room for device designers to suitably tailor their device profiles to minimize such V_t fluctuations.




Fig.3. Experimental and simulated $\sigma(V_t)$ versus length for device profiles described in Fig.1. Deviation from $1/\sqrt{L_{\text{gate}}}$ trend at small channel




Fig.4. Binomially distributed fluctuation of dopants at each device node predicts dependence of $\sigma(V_t)$ on width to be $1/\sqrt{W}$




Fig.5. $\sigma(V_t)$ for realistic device profiles for a 100nm device, where doping levels have been adjusted in all profiles to have the same off-state leakage. Compared to uniform doping profile, retrograde channel with peak buried at 20nm has lower $\sigma(V_t)$. Increasing the peak depth to 40nm further reduces the V_t fluctuation. Profiles typical of angled pockets have lower $\sigma(V_t)$ than uniformly doped devices. However, when the pocket dopant is allowed to couple with extension implant defects and diffuse, it piles up at the surface, and the resulting $\sigma(V_t)$ is much higher.

4 Summary

A new method for fast and accurate simulation of the effect of statistical dopant fluctuations on MOSFET device characteristics has been developed. The method was used to simulate device performance variability of several different device architectures and proved to be both accurate and flexible.

References

- [1] Asenov, A., Subhash, S., (1999) : Suppression of random dopant-induced threshold voltage fluctuations in sub-0.1- μm MOSFET's with epitaxial and delta-doped channels : IEEE Trans. Elec. Dev. 46 : 1718-1724
- [2] Axelrad, V., Duane, M., IWSM Honolulu, HI, 1998
- [3] Takeuchi, K., Tatsumi, T., Furukawa, A., (1997) : Channel Engineering for reduction of random-dopant-placement-induced threshold voltage fluctuation : International Electron Devices Meeting, IEDM' 97, Washington, DC : 841-844