Grid size independent model of inversion layer carrier mobility

Toshiyuki Enda and Naoyuki Shigyo ULSI Device Engineering Laboratory Advanced Microelectronics Center Toshiba Corporation 8 Shinsugita-cho, Isogo-ku, Yokohama 235, Japan E-mail: enda@amc.toshiba.co.jp

I. INTRODUCTION

The universality of effective carrier mobility μ_{eff} in MOSFET's inversion layer has been reported [1], [2]. In order to realize the accurate device simulation of MOSFET's, a mobility model considering the universality is indispensable. Two kinds of methods have been proposed. The method proposed by Watt[3] prepares only one grid in the inversion layer. On the other hand, a local field model (LFM) in which the inversion layer carrier mobility μ_{inv} depend on the local electric field has been proposed by Shin *et al.* [4].

Lee [5] performed a detailed examination on the simulation accuracy of these models. It was found that the Watt's method was difficult to decide the position of the second grid point. On the other hand, LFM had strong grid size dependency. Very fine grids were required for accurate simulation of the drain current I_D using LFM [4], [6]. This causes serious problems of making computer resources huge, and/or making an automatic grid generation difficult.

The LFM proposed by Shin *et al.* was derived from the requirement that the calculated conductance of a whole inversion layer g_d gave the measured value. However, the resulting g_d or I_D varies with the grid size strongly. The authors intend to solve this inconsistency to examine this grid size dependency, and propose a new grid size independent LFM.

II. PROBLEMS

Fig. 1 shows the simulated g_d using the LFM by Shin *et al.* (dotted lines). It strongly depended on the grid size. Fig. 1 also shows the simulated g_d using the present model (solid lines), which indicates no grid size dependency. Fig. 2 shows the μ_{inv} distribution in the inversion layer using the LFM by Shin *et al.* In this model, μ_{inv} is a function of the local field. Thus, μ_{inv} abruptly changes in the inversion layer, because



Fig.1. Channel conductance simulated with the fine(0.2 nm) and coarse(3nm) grids. The solid lines represent the results using the present model. The dotted lines represent the results using the model by Shin *et al*. The 1D-simulations were carried out in the depth direction. The substrate was 1×10^{17} cm⁻³ p-type, Tox=10nm and the gate was N⁺ polySi.

the local field changes abruptly. The mobility for each control volume (CV) is calculated at a grid point. In simulation, therefore, μ_{inv} becomes stairs-like. The difference of the mobility values between these stairs and the original distribution results in the grid size dependency of LFM.

III. NOVEL METHOD FOR Hinv CALCULATION

The cause of the inaccuracy of the LFM is the use of the μ_{inv} at a grid point as the mobility in CV. Thus, the authors propose a novel model which gives $\mu_{eff, cv}$, the effective mobility in each CV.



Fig. 2. Mobility distribution in the inversion layer. The solid line represents the mobility calculated using the model by Shin *et al.* The columns represent the mobility for each CV, which was defined by the mobility at the grid. V_G was 2V.

The following equation defines $\mu_{eff, cv}$. That is, the effective mobility which the multiplication with carrier concentration gives the accurate conductance is given each CV.

$$\mu_{eff,cv} = \frac{\int \mu_{inv}(z)n(z)dz}{\int n(z)dz}$$
(1)

Here the intervals of these integrations are each CV, and n(z) is the carrier density. Note that these integrations can be performed analytically, if we assume the local field dependence of the μ_{inv} . With some approximations, results are as follows.

$$\mu_{eff,cv}(E_{\perp}',E_{0}) = \mu_{eff}(E_{eff}') + (E_{\perp}' - E_{0}) \frac{d\mu_{eff}(E_{eff}')}{dE_{\perp}'} \quad (2)$$

$$E_{\perp}' = \frac{E_{\perp,t} + E_{\perp,b}}{2} \quad (3)$$

$$E_{eff} = \eta E_{\perp} + (1 - \eta) E_0 \tag{4}$$

where $E_{\perp,t}$ and $E_{\perp,b}$ are the transverse field at the top and bottom boundary of each CV respectively, $\eta = 1/2$ for electron and 1/3 for hole, E_0 is the transverse field at the edge of the inversion layer.



Fig. 3. Grid size dependency of the channel conductance. The solid line represents the result using the present model. The dotted line represents the result using the model by Shin *et al.* Incase of the present model, the channel conductance calculated by the 10 nm grid size was 1.3% larger than that of 0.2 nm grid size. V_G was 2V.



Fig. 4. Grid size dependency of N_{inv} . The N_{inv} calculated by the 10 nm grid size was 3.7% larger than that of 0.2 nm grid size. V_G was 2V.

IV. RESULTS AND DISCUSSIONS

Fig. 3 shows the grid size dependency of g_d . Even if the grids were coarse and there was only a single grid point in the inversion layer (*i.e.* 10 nm grid size), the proposed model could simulate g_d correctly. This is because $\mu_{eff, cv}$ for the CV including the whole inversion layer goes to μ_{eff} . Thus, the

proposed model works as the Watt's model. On the other hand, it is obvious from the definition that the proposed model works as LFM if grids are fine.

Slight grid size dependency is seen in Fig. 3. This was not due to the mobility but the inversion layer carrier density N_{inv} [7]. Fig. 4 shows the grid size dependency of N_{inv} . It turns out that the cause of the grid size dependency of g_d in Fig. 3 was that of N_{inv} .

V. CONCLUSION

The novel model of μ_{inv} was proposed, which gives the effective carrier mobility $\mu_{eff, cv}$ for each CV. It was shown that the proposed model could simulate g_d of MOSFET's accurately for wide range of grid sizes.

ACKNOWLEDGMENT

The authors would like to thank Dr. N. Aoki for helpfull discussions. They also thank H. Tanimoto for reviewing the manuscript, and Dr. K. Maeguchi for his encouragement and support.

REFERENCES

[1]A. G. Sabnis and J. T. Clemens, IEDM Tech. Dig., pp.18-21, 1979.

[2]S. Takagi, A. Toriumi, and H. Tango, *IEEE Trans. ED*, vol.41, pp.2357-2362, 1994.

[3]J. T. Watt, Stanford Workshop on Computer-Aided Design of IC Fabrication Process Design and Manufacturing, Stanford, 1988.

[4]H. Shin et al., IEEE Trans. ED, vol.36, pp.1117-1124, 1989.

[5]S. W. Lee, Solid-State Electronics, vol.33, pp.719-726, 1990.

[6] S. Selberherr et al., Solid-State Electronics, vol. 33, pp.1425-1436, 1990.

[7]H. Tanimoto and N. Shigyo, IEEE Trans. CAD, vol. 11, pp.921-925, 1992.