

Analysis of Channel-Width Effects in 0.3 μm Ultra-Thin SOI NMOSFETs

Chang-Hoon Choi, Sang-Hoon Lee, Il-Kwon Kim[†], Young-Kwan Park, and Jeong-Taek Kong
CAE, [†]TD2, Semiconductor R&D Center, Samsung Electronics Co., LTD.

San #24 Nongseo-Ri, Kiheung-Eup, Yongin-Si, Kyungki-Do, Korea

e-mail : tcad@semigw.semi.samsung.co.kr

Fax : 82-2-760-6259, Phone : 82-2-760-6248

Abstract— Experiment-based new phenomena, such as LIF energy and channel width effects in ultra-thin ($T_{\text{Si}} = 700\text{\AA}$) 0.3 μm SOI NMOSFETs, are analyzed using TCAD tools. The relatively higher doping profile along with the width direction silicon edge can improve the breakdown characteristics (i.e., $BV \cong 9\text{ V}$ at $W/L = 0.4\text{ }\mu\text{m} / 0.3\text{ }\mu\text{m}$). This effect, which does not coincide with typical BV characteristics in very-small SOIs, is caused by the reduction of the impact ionisation rate due to the doping and geometric effects of the silicon edge as the channel-width becomes narrower. It implies that very small SOI NMOSFETs can be well adopted for the ultra-high density DRAM cells when an optimised doping profile is provided.

I. INTRODUCTION

It is well known that the SOI technology is one of the strongest solutions for the ultra-high density and/or less than 1 V of circuit operation due to its perfect isolation, small junction capacitance, sharp subthreshold characteristics, and excellent latchup immunity [1][2]. However, despite of the recent 16Mb and 64Mb SOI DRAM developments, SOI NMOSFETs suffer from their inherent lower drain-to-source breakdown by the floating body [3][4]. Existing technologies and structures illustrated in Table 1 [5-10] aiming at suppressing the floating body effect (i.e., the source / drain engineering, Ge implantation, and body contacts) are not quite practical in the large volume production because of their process complexity and additional process steps.

II. NEW WIDTH EFFECTS IN 0.3 μm SOI

We have obtained new experimental data for various SOI channel width geometries with respect to the Boron Local Implantation post Field-oxidation (LIF) [4] energies, 60 and 80 KeV. The LIF process is followed after the field oxidation process, such as LOCOS and STI, in order to form a concave doping profile along the silicon thin film.

Fig. 1 shows the measured threshold voltage (V_{th}) and breakdown voltage (BV) when the channel length and the silicon film thickness are 0.3 μm and 700 \AA , respectively, with regard to various channel widths from 0.4 μm to 10 μm . Both BV and V_{th} are higher at the 60 KeV LIF energy rather than 80 KeV for the channel width of 10 μm .

Besides, it should be noted that unlikely at 60 KeV LIF, V_{th} becomes lower at 80 KeV LIF as the channel width

reduces from 10 μm to 0.4 μm . In addition, BV becomes higher at 60 KeV LIF as the channel width reduces from 10 μm to 0.4 μm , while it is constantly low at the 80 KeV LIF. For $W/L = 0.4\text{ }\mu\text{m} / 0.3\text{ }\mu\text{m}$, a typical geometry in beyond 64Mb DRAM cells, its BV increases by more than 9 V at 60 KeV LIF. This is crucial because it implies that the parasitic bipolar-induced breakdown effect due to the floating body can be effectively eliminated in the very narrow-channel width SOIs only if an optimized doping profile is given. It also indicates that a very small SOI NMOS can be well adopted for the ultra-high density DRAM cells.

III. SIMULATION AND ANALYSIS

To analyze the LIF energy effects, two-dimensional process and device simulators were introduced and calibrated for the structure of $W/L = 10\text{ }\mu\text{m} / 0.3\text{ }\mu\text{m}$, where the narrow-width effect does not exist, as shown in Fig. 2. In Fig. 3, the simulated V_{th} values using a two-dimensional device simulator [11] are 1.23 and 1.12 V for 60 and 80 KeV LIF energies, respectively. These values agree well with the measured results for $W = 10\text{ }\mu\text{m}$, 1.21 and 1.11 V for 60 and 80 KeV LIF energies, respectively.

To analyze the narrow width effect, however, it is necessary to introduce a three-dimensional device simulator [12] because just a two-dimensional simulator cannot consider the doping variations along the width-direction. Accordingly, width direction structures were constructed for 60 and 80 KeV LIF energies, as shown in Fig. 4 (a), and expanded into the channel length direction to form a complete NMOS of $W/L = 0.4\text{ }\mu\text{m} / 0.3\text{ }\mu\text{m}$. Simulated V_{th} values using the three-dimensional simulator are 1.20 and 0.89 V for LIF 60 K and 80 KeV, respectively, which match well with the measured data (i.e., 1.18 and 0.85 V as shown in Fig. 5 and Table 2).

The V_{th} difference mainly comes from the relatively lower doping concentration at the silicon film edge compared to the center region because Boron atoms out-diffuse from the silicon edge toward the field oxide. As a result, the conduction channels are induced first along with the film edge relative to the center region. The doping profile at the Si film for 80 KeV LIF condition is lower than that for 60 KeV LIF as plotted in Fig. 4 (b), so that the

punch-through and the Drain Induced Barrier Lowering (DIBL) effects become more dominant at the silicon edge, resulting in lower V_{th} as well as lower BV, as shown in Fig. 1.

Secondly, to find out why BV characteristics are improved in narrow width SOI devices when the LIF energy is 60 KeV, simulation structures with channel widths of 0.4, 0.6 and 1.0 μm and with the same channel length of 0.3 μm were constructed. Fig. 6 (a) shows depletion shapes and electric field distributions seen from the top along the drain-to-substrate junction for channel widths of 0.4 μm and 1.0 μm , respectively. Note that the depletion width is wider and the electric field is lower at the silicon edge adjacent to the field oxide in both structures. This is caused by the lower doping concentration and electric-field effect of the field oxide.

The BV improvements are explained by the following two reasons.

One is the impact ionization rate (I_{rat}), the main factor that brings about the parasitic bipolar induced breakdown. I_{rat} at the channel edge is much lower than that of the center because it varies exponentially as a function of the electric field. I_{rat} can be expressed by [13]

$$I_{rat} = \alpha_{n,ii} \cdot \frac{|J_n|}{q} + \alpha_{p,ii} \cdot \frac{|J_p|}{q} \quad (1)$$

where $\alpha_{n,ii}$ and $\alpha_{p,ii}$ are the electron and hole ionization coefficients, and J_n and J_p are electron and hole current densities. Several forms of ionization coefficients have been proposed and the most commonly used is

$$\alpha_{ii} = A_i \cdot \exp\left(-\frac{B_i}{E}\right) \quad (2)$$

where A_i and B_i are the impact ionization constants and E is the electric field component in the direction of current flow. Moreover, the width portion of both sides of the lower electric field regions marked as 'edge' in Fig. 6 (a) becomes comparable to the 'center' when the channel width is 0.4 μm . As a result, an average I_{rat} becomes lower in the narrow width devices [14], as depicted in Fig. 6 (b). I_{rats} are 1.8×10^{19} , 5.3×10^{20} , 1.3×10^{21} pairs/cm³/s for channel widths of 0.4, 0.6, and 1.0 μm , respectively.

The other is that the floating body effect can be reduced and the gate controllability is improved as the width-direction depletion regions from both silicon edges encounter each other, as reported by Hieda [15]. As a result, the hole density of a unit width generated by the impact ionization is much lower in the narrow width device so that the typical parasitic bipolar-induced breakdown is eliminated, which agrees well with the experiments.

IV. CONCLUSIONS

New phenomena, such as the LIF energy and channel width effects in ultra-thin SOI NMOS, are analyzed using

two- and three-dimensional device simulation. Throughout this work, it is proved that the relatively higher doping profile (i.e., at 60 KeV LIF) at the width-direction silicon edge improves BV characteristics. In addition, the impact ionization rate becomes lower at the narrow width due to the doping and geometric effects of the silicon edge. Therefore, it is concluded that a well optimized channel profile eliminates the parasitic bipolar effect in very small geometric SOI NMOS devices.

REFERENCES

- [1] J. H. Sim, C. H. Choi, and K. Kim, "Elimination of parasitic bipolar-induced breakdown effects in ultra-thin SOI MOSFET's using Narrow-Bandgap-Source (NBS) structure," *IEEE Tran. Electron Devices*, vol. 42, pp. 1495-1502, Aug. 1995.
- [2] A. J. Auberton-Herve, "SOI: Materials to systems," in *Proc. IEEE Int. Electron Devices Meeting*, pp. 3-10, 1996.
- [3] H. S. Kim, S. B. Lee, D. U. Choi, J. H. Shim, K. C. Lee, Kinam Kim, and J. W. Park, "A high performance 16M DRAM on a thin film SOI," in *Proc. IEEE Symp. On VLSI Technology*, pp. 143-144, 1995.
- [4] I. K. Kim, W. T. Kang, J. H. Lee, S. C. Lee, K. Yeom, and C. G. Hwang, "Advanced integration technology for a highly scalable SOI DRAM with SOC (Silicon-On-Capacitors)," in *Proc. IEEE Int. Electron Devices Meeting*, pp. 605-608, 1996.
- [5] M. Yoshimi, M. Takahashi, T. Wada, K. Kato, and K. Natori, "Analysis of the drain breakdown mechanism in ultra-thin-film SOI MOSFET's," *IEEE Tran. Electron Devices*, vol. 37, pp. 2015-2021, Sep. 1990.
- [6] Y. Yamaguchi, T. Iwamatsu, H. Joachim, H. Oda, Y. Inoue, and K. Tsukamoto, "Source-to-drain breakdown voltage improvement in ultrathin-film SOI MOSFET's using a gate-overlapped LDD structure," *IEEE Tran. Electron Devices*, vol. 41, pp. 1222-1226, July 1994.
- [7] M. Yoshimi, M. Terauchi, A. Murakoshi, M. Takahashi, K. Matuzawa, and Y. Ushiku, "Technology trends of Silicon-On-Insulator - Its advantages and problems to be solved -," in *Proc. IEEE Int. Electron Devices Meeting*, pp. 429-431, 1994.
- [8] J. Y. Choi and J. G. Fossum, "Analysis and control of floating-body bipolar effects in fully depleted submicrometer SOI MOSFET's," *IEEE Tran. Electron Devices*, vol. 38, pp. 1384-1391, June 1991.
- [9] V. Chen, and J. Woo, "A new approach to implement 0.1 μm MOSFET on thin-film SOI substrate with self-aligned source-body contact," in *Proc. IEEE Int. Electron Devices Meeting*, pp. 657-660, 1994.
- [10] H. F. Wei, N. M. Kalkhoran, F. Namavar, and J. E. Chung, "Improvement of breakdown voltage and off-state leakage in Ge-implanted SOI n-MOSFETs," in *Proc. IEEE Int. Electron Devices Meeting*, pp. 739-742, 1993.
- [11] *MEDICI: Two-Dimensional Semiconductor Device Simulation*. Technology Modeling Associates, 1996.
- [12] *DAVINCI: Three-Dimensional Semiconductor Device Simulation*. Technology Modeling Associates, 1996.
- [13] N. D. Arora, "MOSFET substrate current model for circuit simulation," *IEEE Tran. Electron Devices*, vol. 38, pp. 1392-1398, June 1991.
- [14] M. Nishigohri, K. Ishimaru, M. Takahashi, and M. Kinugawa, "Anomalous hot-carrier induced degradation in very narrow channel nMOSFETs with STI structure," in *Proc. IEEE Int. Electron Devices Meeting*, pp. 881-884, 1996.
- [15] K. Hieda, F. Horiguchi, H. Watanabe, K. Sunouchi, and T. Hamamoto, "New effects of trench isolated transistor using side-wall gates," in *Proc. IEEE Int. Electron Devices Meeting*, pp. 736-739, 1996.




Fig. 3. Simulated V_{th} 's using a 2D device simulator for 60 and 80 KeV LIF energies. Simulated V_{th} 's are 1.23 and 1.12 V for 60 and 80 KeV LIF, respectively, matching well with measured V_{th} 's, 1.21 and 1.11 V ($W = 10 \mu\text{m}$).

Table 2. V_{th} comparisons between measured and 2/3D simulation values for 60 and 80 KeV LIF energies.

	$W/L=10 \mu\text{m}/0.3 \mu\text{m}$		$W/L=0.4 \mu\text{m}/0.3 \mu\text{m}$	
	Measured	2D Sim.	Measured	3D Sim.
LIF 60KeV	1.21 V	1.23 V	1.18 V	1.20 V
LIF 80KeV	1.11 V	1.12 V	0.85 V	0.89 V




Fig. 4. A width-direction vertical structure ($W/L = 0.4 \mu\text{m}/0.3 \mu\text{m}$) for 3D device simulation to verify LIF energy effects. (a) The width cross section. (b) Boron concentrations along the width-direction cut line (A-A'). Note that the silicon edge profile is lower than that at the center because of out-diffusion of Boron toward the field oxide.




Fig. 5. Simulated V_{th} 's using a 3D device simulator for $W/L = 0.4 \mu\text{m}/0.3 \mu\text{m}$. Simulated V_{th} 's are 1.20 and 0.89 V at 60 and 80 KeV LIF, respectively, matching well with the measured data (i.e., 1.18 and




Fig. 6. SOI width effects for $V_{gs} = 0$ and $V_{ds} = 2.0$ V. (a) Depletion shapes and field distributions seen from top (upper) and E-field distributions (A-A') along the drain-to-substrate junction (lower) for $W = 0.4 \mu\text{m}$ and $W = 1.0 \mu\text{m}$. (b) The average generation rate by impact-ionization for width = 0.4, 0.6 and $1.0 \mu\text{m}$.

Table 1. SOI technologies to overcome the parasitic bipolar-induced breakdown effects

Technologies	Structures
Partially Thickened Silicon films on insulator (PTS) : Toshiba [5]	
Gate-Overlapped LDD : Mitsubishi [6]	
Dual Source SOI MOSFET (DSFET) : Toshiba & Stanford	
Ge implanted SOI : Toshiba [7]	
Narrow Bandgap Source (NBS) SOI : Samsung [1]	
Lightly Doped Source (LDS) : U. of Florida [8]	
Self-Aligned Source-Body Contact : UCLA [9]	
Lifetime kill technique : MIT [10]	
Source Region Body Contact [7]	





Fig. 1. Measured data with 60 and 80 KeV LIF energies for various channel widths ($L = 0.3 \mu\text{m}$). (a) Vth. (b) BV.




Fig. 2. The vertical structure of a very-thin film partially depleted SOI NMOS ($L = 0.3 \mu\text{m}$, $T_{\text{Si}} = 700 \text{ \AA}$).