3 - 5

Hideo Miura, Katsushi Ohshika\*, and Hiroo Masuda\*\*
Mechanical Engineering Research Laboratory, Hitachi, Ltd. 502 Kandatsu, Tsuchiura, Ibaraki 300, Japan Tel.+81-298-32-4111, Fax. +81-298-32-2808
\*Semiconductor & Integrated Circuits Div., Hitachi, Ltd. 5-20-1, Josuihon-cho, Kodaira, Tokyo 187, Japan Tel. +81-423-25-1111, Fax. +81-423-27-8650
\*\*Device Development Center, Hitachi, Ltd. 2326 Imai, Ome, Tokyo 198, Japan Tel. +81-428-32-1111, Fax. +81-428-33-2161

## Abstract

GaAs FETs are widely used for high-speed and low-power devices, especially in optical communication systems. To improve product reliability, it is very important to control mechanical stress in device structures. This is because that the stress field changes the dopant distribution<sup>(1)</sup> and shifts electronic characteristic of devices<sup>(2)-(5)</sup>due to piezoelectric effect. There are several stress development processes in the device manufacturing, such as thermal stress due to mismatch in thermal expansion coefficients among thin film materials used in the device structure and intrinsic stress which occurs during film deposition. To evaluate precise stress fields in actual device structures, the authors have developed stress simulation methods based on finite element analysis, a measurement method for mechanical properties of thin films, and a microscopic stress measurement method<sup>(6)</sup>. To improve product reliability of silicon devices, it is confirmed that these methods are effective for control or optimization of mechanical stress fields in the device structure<sup>(7)(8)</sup>. In this paper, the stress evaluation methods are applied to discuss the effect of passivation film stress on the shift in threshold voltage of GaAs FETs.

Fig. 1 shows basic structure of the stress evaluated model. Tungsten and Tungsten-silicide were used for gate electrode material. Silicon-dioxide film was deposited for passivation on the GaAs substrate and the epitaxial layer by chemical vapor deposition. The internal stress of the oxide film was varied from -200 MPa to 800 MPa by changing gas pressure during the film deposition. The internal stresses of the tungsten and tungsten-silicide films were almost constant at about 1000 MPa. The process-induced stress in the GaAs substrate was analyzed by a two-dimensional finite element method<sup>(7)</sup>. The predicted shear stress distribution in GaAs substrate after the deposition of the passivation film of which the stress was about 800 MPa is shown in Fig. 2. It is clear that stress concentrates near the gate edge. In this case the maximum stress at the substrate surface reaches about 240 MPa.

The shift in threshold voltage of the FET was analyzed by considering stress-induced piezoelectric charge. The basic idea was modeled by Asbeck et al.<sup>(2)</sup>. The piezoelectric charge distribution can be calculated by the following equation.

$$\rho = \nabla \cdot \mathbf{P} = d\left\{\frac{d\tau_{zx}}{dx} - \frac{1}{2}\frac{d\sigma_x}{dz} + \frac{1}{2}\frac{d\sigma_z}{dz}\right\}$$
(1)

Here, d is piezoelectric constant of  $2.6 \times 10^{-12}$  Coulomb/N,  $\sigma_x$ ,  $\sigma_z$  are normal stress components

along x-axis and z-axis shown in Fig. 1, respectively, and  $\tau_{xy}$  is shear stress component. The charge induced by mechanical stress is determined by not the absolute value but the stress gradient. Fig. 3 shows a example of the predicted charge distribution  $\rho_x$  (=dP<sub>x</sub>/dx) at the gate edge along the depth direction. The piezoelectric charge mainly develops near the substrate surface within 100 nm. The

maximum value at the surface is about  $1 \times 10^{17}$ /cm<sup>3</sup>. The threshold voltage shift is calculated by integrating the charge in the substrate under the gate electrode.

$$\delta V_{th} = \frac{d}{\varepsilon} \int \int z \left\{ \frac{d\tau_{zx}}{dx} - \frac{1}{2} \frac{d\sigma_x}{dz} + \frac{1}{2} \frac{d\sigma_z}{dz} \right\} dz dx$$
(2)

The predicted shift in the threshold voltage of the FET is compared with the measured data in Fig. 4. The abscissa is the stress in the passivation films and the ordinate is the threshold voltage shift. The predicted value is about 0.1 volts and it agrees well with the measured data. In this case, the magnitude of the shift can be minimized by using the passivation film with a compressive stress of about 50 MPa. Thus, it is concluded that the shift in the threshold voltage of GaAs FETs due to process-induced stress can be analyzed quantitatively by stress simulation with a consideration of the internal stress of thin films used in the FET structure.





Fig. 1 Model structure of GaAs FET

Fig. 2 Predicted stress distribution in GaAs substrate



Fig. 3 Piezoelectric charge distribution at gate edge Fig. 4 Threshold voltage shift due to passivation

References

 J. Kasahara, et al., J. Electrochem. SOLID-STATE SCIENCE AND TECHNOLOGY, (1983), 2275.

(1903), 2275.

(2) P. M. Asbeck, et al., IEEE Trans. on Electron Devices, Vol. ED-31, No. 10, (1984), 1377.

(3) T. Ohnishi, et al., Electron Device Letters, Vol. EDL-6, No. 4, (1985), 172.

(4) M. F. Chang, et al., Appl. Phys. Lett., Vol. 45, No. 3, (1984), 279.

(5) P. J. Mcnally, et al., Solid-State Electronics, Vol. 36, No. 11, (1993), 1597.

(6) H. Miura, et al., Proc. 1993 Int. Workshop on VLSI Processes and Device's Modeling, Nara, Japan, (1993), 60.

(7) H. Miura, et al., Microelectronics Journal, Vol. 26, (1995), 249.

(8) H. Miura, et al., Proc. of 6th Int. Conf. on Simulation of Semiconductor Devices and Processes, Erlangen-Nuremberg, (1995), 147.