## Phosphorus Pile-Up Model for SiO<sub>2</sub>-Si Interface of p-Channel MOSFETs

Masamichi Akazawa,\* Takahiro Aoki, Satoshi Tazawa, and Yoshiyuki Sato

\*Faculty of Engineering, Hokkaido University, Kita 13, Nishi 8, Sapporo 060, Japan

Phone: +81-11-706-7149, Fax: +81-11-706-7890

NTT LSI Laboratories, Morinosato Wakamiya 3-1, Atsugi 243-01, Japan Phone: +81-462-40-2192, Fax: +81-462-40-4321

Dopant distribution is very important when simulating the performance of LSI devices. Therefore dopant segregation should be taken into account when it occurs to the extent that it affects this distribution. This paper suggests that for p-channel MOSFETs the "phosphorus pile-up phenomenon" should be taken into account and proposes a simulation model.

It is conventionally understood that after annealing and oxidation during device fabrication phosphorus dopant finally distributes at the  $SiO_2$ -Si interface. We found, however, that the conventional model (Fig. 1(a)) cannot reproduce the threshold voltages of p-channel MOSFETs shown in Fig. 1(b), where each set of process conditions is shown in Table 1. Phosphorus is used as a dopant impurity in the n-well region of p-channel MOSFETs. Oxide removal occurs four times during the fabrication of MOSFETs. Some reports show that a considerable amount of phosphorus piles up at the SiO<sub>2</sub>-Si interface [1-3]. A recent report shows that this pile-up layer can be removed by removing the oxide film [3]. It is hard for the conventional segregation model to deal with this phenomena.

We use the assumption of phosphorus pile-up in the interlayer [4, 5] shown in Fig. 2(a), where an interlayer of 0.5 nm absorbs the phosphorus with its specified segregation coefficients and is removed by oxide removal. This model reproduces the threshold voltages of p-channel MOSFETs well (Fig. 2(b)). The segregation coefficients are set to be

 $[C]_{Si}/[C]_{interlayer} = 7.2 \exp(-0.7/kT)$  for Si and the interlayer interface and

 $[C]_{interlayer}/[C]_{SiO_1} = 4.2 \exp(0.7/kT)$  for the interlayer and SiO<sub>2</sub> interface,

where [C] is the concentration of phosphorus in each layer, k is the Boltzmann constant, T is temperature, and the temperature dependence is derived from empirical equation based on experimental data [3]. The product of these coefficients is 30 and is equal to the segregation coefficient that is generally used for Si/SiO<sub>2</sub> [6].

Figure 3 shows the concentration of phosphorus in the n-well. The simulated result agrees well with the experimental one, so the proposed model is appropriate.

Authors are thankful to Drs. Wada, Amakawa, and Kinoshita of Toshiba Corporation for their providing simulation software and fruitful discussions.

[1] N. J. Chou et al., Appl. Phys. Let. 24 (4), 200 (1974).

[2] S. A. Schwartz et al., J. Electrochem. Soc. 128 (5), 1101 (1981).

[3] Y. Sato et al., J. Electrochem. Soc., 140 (9), 2679 (1993).

[4] F. Lau et al., J. Appl. Phys. A49, 671 (1989).

[5] H. S. Chao et al., J. Appl. Phys. 79 (5), 2352 (1996).

[6] H. F. Wolf, Semiconductors, Interscience, 361 (1971).

29



Fig. 1. (a) Schematic diagram of final phosphorus distribution based on ordinary model. (b) Simulated results for threshold voltage of p-channel MOSFETs.



Fig. 2. (a) Schematic diagram of proposed phosphorus pile-up model. (b) Simulated results for threshold voltage of p-channel MOSFETs.

Table 1. Process conditions for samples.

sample name	t <sub>ox</sub> [nm]	implantation dose [cm <sup>-2</sup> ]	
		P (n-well)	B (channel)
А	11.0	3.58e13	3.20e12
В	11.0	3.58e13	2.92e12
С	11.0	2.88e13	3.20e12
D	11.0	4.80e13	3.20e12
Е	11.0	2.88e13	2.92e12
F	11.0	4.80e13	2.92e12
G	9.0	3.58e13	2.92e12
н	9.0	4.80e13	3.44e12
ł	9.0	4.80e13	3.00e12



Fig. 3. Concentration of phosphorus in N-well.