

TWO-DIMENSIONAL EMITTER-BASE JUNCTION CAPACITANCE
FOR BIPOLAR TRANSISTOR CIRCUIT SIMULATION

Juin J. Liou
Dept. of Electrical Engineering
University of Central Florida
P. O. Box 25000, Orlando, FL 32816

J. S. Yuan and W. R. Eisenstadt
Dept. of Electrical Engineering
University of Florida, Gainesville, FL 32611

Abstract--A two-dimensional comprehensive quasi-static capacitance model for the emitter-base space-charge region of bipolar transistors is developed. The model includes the effects of emitter crowding, the geometry of the transistor, and the ohmic drop in the quasi-neutral base region. The present model is implemented in SPICE circuit simulator, and good agreement is obtained when the resulting transient response is compared with that obtained from a two-dimensional device simulator PISCES.

SUMMARY

The space-charge-region capacitance plays significant role in switching speed and frequency response of semiconductor devices, particularly for VLSI bipolar transistors because they have thin base regions which necessarily increases the base doping concentration, and thus decreases relative importance of the quasi-neutral base capacitance. Further, because of the small geometry of VLSI devices, two-dimensional effects such as emitter current-crowding and base resistance are important, and the extrinsic space-charge-region capacitance needs to be modeled appropriately. Most the previous treatments of the space-charge-region capacitance focus on the intrinsic region (or the planar region) [1]-[5]. Roulston and Kumar [6] developed an analytical model for the peripheral emitter-base space-charge-region capacitance, but the model is only valid for junctions under zero bias. Thus a two-dimensional comprehensive capacitance model is needed.

The purpose of the paper is to develop a comprehensive two-dimensional (planar and peripheral) quasi-static capacitance model for the emitter-base space-charge region of bipolar junction transistors. This capacitance model also applies to the space-charge-region capacitance of p/n junction diodes. The model includes the effects of the ohmic drop in the quasi-neutral base and describes the capacitance for all voltages and applies for practical junction profiles.

First, by dividing the device structure into three regions, the study focuses on the resistance and the geometry of the base region, from which a model for calculating the emitter-base junction voltage V can be found. A simple iterative technique is used to calculate V numerically. On the basis of the junction-voltage model and a recently developed one-dimensional capacitance model [4], we derive the planar and peripheral capacitances of the space-charge region. The present model is then implemented in SPICE circuit simulator, which uses a 1-D junction capacitance model, to assess the impacts of the present model on the transient and frequency responses of bipolar integrated circuits. Figure 1 illustrates the transient responses obtained from unmodified SPICE, from SPICE implemented with the present 2-D model, and from a 2-D device simulator PISCES for an inverter circuit with a fast input pulse.

Thus, it is anticipated that the study will aid more understanding on device behaviors and the present model can provide better accuracy than that of one-dimensional capacitance models for bipolar integrated circuit simulation.

REFERENCES

1. W. Shockley, Bell Syst. Tech. J., 28, 435 (1949).
2. S. P. Morgan and F. M. Smits, Bell Syst. Tech. J., 39, 1573 (1960).
3. B. R. Chawla and H. K. Gummel, IEEE Trans. Electron Device, ED-18, 178 (1971).
4. J. J. Liou, F. A. Lindholm, and J. S. Park, IEEE Trans. Electron Device, ED-34, 1571 (1987).
5. J. J. Liou and F. A. Lindholm, J. Appl. Phys., 62, 565 (1987).
6. D. J. Roulston and R. C. Kumar, IEEE Trans. Electron Device, ED-26, 810 (1979).

FIGURE CAPTIONS

- Fig. 1 Comparison of the transient responses simulated from unmodified SPICE, from SPICE implemented with the present 2-D model, and from a 2-D device simulator PISCES for the inserted inverter circuit.




Fig. 1