K. Kalna<sup>1</sup>, D. Nagy<sup>2</sup>, A. J. García-Loureiro<sup>2</sup>, Natalia Seoane<sup>2</sup>

<sup>1</sup>NanoDeCo Group, College of Engineering, Swansea University, Swansea SA1 8EN, Wales, United Kingdom
<sup>2</sup>CITIUS, Universidade de Santiago de Compostela, 15782 Santiago de Compostela, Galicia, Spain k.kalna@swansea.ac.uk

Nanosheet silicon channel transistors laterally stacked in pillars are one of the promising solutions for 5~nm technology nodes and beyond for logic applications [1]. The nanosheet transistor architecture with a wrap-around-gate (WAG) contact can deliver the same excellent electrostatic integrity as SOI FinFETs [2] or nanowire GAA FETs [3] while can deliver a larger on-current required by ITRS 2.0 prescriptions [4] and be fabricated with fewer deviations from the already established FinFET manufacturing. The most importantly, the fabrication of nanosheet FETs can overcome many of patterning challenges present in a nanoscale fabrication of stacked nanowires and closely stacked FinFETs [1].

In this work, we employ in-house 3D finite element (FE) Monte Carlo (MC) and drift-diffusion (DD) device simulation tools with quantum corrections to accurately model Si nanosheet transistors with the WAG illustrated in Figs. 1 and 2. The quantum corrections in the 3D FE MC simulations [5] use solutions of 2D Schrödinger equation (SchE) [6] assuming longitudinal and transverse electron effective masses in Si and wavefunctions penetrating into a surrounding high- $\$  dielectric layer [7,8]. The SchE is solved on 2D slices across the channel with a non-uniform distribution dependent on a gradient of electron density along the channel. The 3D FE MC simulations use Fermi-Dirac statistics in electron scattering with ionised impurities via static screening with a self-consistently calculated Fermi energy and electron temperature in real space of a device [8,9]. Two types of quantum corrections can be included in the 3D DD simulations: (i) 3D FE density gradient (DG) [10] which require calibration parameters and (ii) 2D SchE on slices along the channel as in the 3D FE MC simulations. The quantum corrections using eigenstates of the 2D SchE,  $\psi_i(y,z;E_i)$ , and eigenenergies,  $E_i$ , have been incorporated into the 3D FE DD simulations for this work. A quantum-mechanical electron density in Boltzmann approximation (6 equivalent valleys) can be obtained as [7]:

$$n_{Q}(y,z) = 6 \frac{\sqrt{2\pi m^{*}k_{B}T}}{\pi \hbar} \sum_{i} |\psi_{i}(y,z;E_{i})|^{2} \exp\left[\frac{E_{F_{n}}E_{i}}{k_{B}T}\right]$$

where  $k_B$  is the Boltzmann constant, *T* is the electron temperature, and  $E_{F_n}$  is the electron quasi-Fermi level. The 2D quantum density,  $n_Q(y, z)$ , is interpolated using spline functions to a 3D device density domain,  $n_Q(\mathbf{r})$ . A quantum correction potential,  $V_{qc}$  ( $\mathbf{r}$ ), reads [6]:

$$V_Q(\mathbf{r}) = k_B T \log[n_Q(\mathbf{r})] - V(\mathbf{r}) - k_B T \log[n_i^{\text{eff}}(\mathbf{r})]$$

where  $V(\mathbf{r})$  is the potential energy, and  $n_i^{\text{eff}}(\mathbf{r})$  is the effective intrinsic concentration.

A schematic cross-section of a stack with three Si nanosheet transistors with the WAG is illustrated in Fig. 1 which closely follows the 12 nm gate length nanosheet transistor reported in Ref. [1] by IBM, Samsung, and Global Foundries consortium. Fig. 2 shows a cross-section of three nanosheet transistors made of the outer metal gate and inner polysilicon gate closely surrounding a nanosheet *p*-type doped Si body covered with a high- $\kappa$  dielectric layer [1]. The device has a Si channel with a 50 nm width and a height of 5 nm surrounded by a high- $\kappa$  dielectric layer of a thickness of 1 nm and a dielectric constant of 3.9. We have then studied a performance of the nanosheet transistors when their width would be scaled down in order to reduce area of the CMOS to acquire a large transistor density on a chip. Fig. 3 illustrates quantum corrected electrostatic potential in cross-sections of a nanosheet FET scaled from a width of 50 nm to 30 nm, 10 nm, and 5 nm.

The comparison of the I<sub>D</sub>-V<sub>G</sub> characteristics obtained from 3D FE DD and MC simulations with experimental data are presented in Figs. 4-5 at a low drain bias of 0.0 V and a high drain bias of 0.7 V, respectively. The source/drain n-type doping has been reverse engineered using a Gaussian doping profile with a peak doping of  $5 \times 10^{19}$  cm<sup>-3</sup> and a spread  $\sigma_x$  of 3.45 nm. The DD uses Caughey-Thomas doping dependent low-field electron mobility model combined with perpendicular (critical electric field) and lateral (saturation velocity) electric field models with a calibrated low-field mobility of 50.24 cm<sup>2</sup>/Vs, a saturation velocity of  $1.8 \times 10^6$  cm/s ( $1.7 \times 10^7$  cm/s), and a critical electric field of  $1 \times 10^6$  V/cm ( $1 \times 10^9$ V/cm) at  $V_D = 0.05$  V ( $V_D = 0.7$  V), respectively. The interface roughness which plays a crucial role in multi-gate transistors at a high drain bias [5] assumes a RMS height of 1.5 nm and a correlation length of 1.7 nm. The DG quantum corrected DD exhibits only 2% difference between more accurate SchE quantum corrections used in DD and MC simulations while a difference between the SchE quantum corrected DD and MC simulations is nearly negligible. Figs. 6-8 show I<sub>D</sub>-V<sub>G</sub> characteristics at a high drain bias of 0.7 V when the width of Si nanosheet is reduced from 50 nm to 30 nm, 10 nm, and 5 nm. The respective reduction in the drain current normalised to a nanosheet circumference obtained from the 3D MC will be 10.7%, 34.2%, and 48.7% making the nanosheet width scaling below 30 nm meaningless. [1] N. Loubet et al., Proc. IEEE VLSI Symp., Kyoto, Japan, 230-231, 2017.

- [1] W. Loudet et al., 110e. IEEE VESI Symp., Ryoto, Japan, 250-251, 20
- [2] D. Nagy et al., IEEE J. Electron Devices Soc. 6, 332-340, 2018.
- [3] H. Mertens et al., IEDM Tech. Dig., 524-527, 2016.
- [4] International Technology Roadmap for Semiconductors, http://www.itrs2.net/, 2019.
- [5] M. Aldegunde and K. Kalna, Comput. Phys. Commun. 189, 31-36, 2015.
- [6] B. Winstead and U. Ravaioli, IEEE Trans. Electron Devices 50, 440-446, 2003.
- [7] J. Lindberg et al., IEEE Trans. Electron Devices 61, 423-429, 2014.
- [8] M. A. Elmessary et al., IEEE Trans. Electron Devices 63, 933-939, 2016.
- [9] A. Islam and K. Kalna, Semicond. Sci. Technol. 26, 055007 (9pp), 2011.
- [10] A. J. García-Loureiro et al., IEEE Trans. Comput-Aided Des. Integr. Circuits Syst. 30, 841-851, 2011.

## Book of Abstracts

103

10

10

10

10

10

10

0.0

0.2

[mn/Au]

\_



Fig. 1: Schematic cross-section of a typical Si nanosheet multi-gate transistor with three integrated nanosheets [1].

400

350

300

250 [unf/Ym]

150 \_

100

50

1.0 0

DD DG DD SCH

0.8

0.4 0.6 V<sub>G</sub> [V]

Fig. 4: ID-VG characteristics at VD=0.05 V

for the 12 nm gate length wrap-around chan-

nel nanosheet multi-gate FET comparing drift-

diffusion simulations using density gradient

(DD DG) and SchE (DD SCH) quantum correc-

tions against experimental measurements [1].

104

103

10

101

100

10

10-

10

0.0

0.2

mental measurements [1].

0.4 0.6 V<sub>G</sub> [V]

Fig. 5: I<sub>D</sub>-V<sub>G</sub> characteristics at V<sub>D</sub>=0.7 V

for the 12 nm gate length wrap-around chan-

nel nanosheet multi-gate FET comparing drift-

diffusion simulations using density gradient

(DD DG) and SchE (DD SCH) quantum cor-

rections, and SchE quantum corrected Monte

Carlo simulations (MC SCH) against experi-

l<sub>o</sub> [μΑ/μm]



Fig. 2: A finite element mesh to accurately describe one nanosheet wraparound channel multi-gate transistor.

DD DG DD SCH MC SCH

0.8

1.0



Fig. 3: Potential cross-section in the middle of the gate for nanosheet FETs with widths of 50, 30, 10 and 5 nm from top to bottom, respectively, at  $V_D = 0.7$  V and  $V_G = 1.0$  V.



Fig. 6:  $I_D$ -V<sub>G</sub> characteristics at V<sub>D</sub>=0.7 V for the 12 nm gate length nanosheet FET obtained from Schrödinger Equation quantum corrected Monte Carlo simulations (MC SCH) with a nanosheet width reduced to 30 nm. The results from quantum corrected drift-diffusion simulations (DD DG and DD SCH) are for comparison.



Fig. 7: I<sub>D</sub>-V<sub>G</sub> characteristics at V<sub>D</sub>=0.7 V for the 12 nm gate length nanosheet FET obtained from SchE quantum corrected Monte Carlo simulations (MC SCH) with a nanosheet width reduced to 10 nm. The results from quantum corrected drift-diffusion simulations (DD DG and DD SCH) are for comparison.



Fig. 8: I<sub>D</sub>-V<sub>G</sub> characteristics at V<sub>D</sub>=0.7 V for the 12 nm gate length nanosheet FET obtained from SchE quantum corrected Monte Carlo simulations (MC SCH) with a nanosheet width reduced to 5 nm. The results from quantum corrected drift-diffusion simulations (DD DG and DD SCH) are for comparison.



Fig. 9:  $I_D$ -V<sub>G</sub> characteristics at V<sub>D</sub>=0.7 V for the same nanosheet FET with a nanosheet width of 50 nm but assuming *n*-type S/D of  $2 \times 10^{20}$  cm<sup>-3</sup> obtained from SchE quantum corrected MC simulations (MC SCH). The results from quantum corrected DD simulations (DD DG and DD SCH) are for comparison.