SNM Improvement for SRAMs Composed of High Mobility Channel MOSFETs

Mizuki Ono and Tsutomu Tezuka

Green Nanoelectronics Center in National Institute of Advanced Industrial Science and Technology e-mail: mizuki.ono@aist.go.jp

With an increase in demand for high speed and/or low power operation of CMOS devices, high mobility channel MOSFETs, such as Ge- and In_xGa_1 . _xAs MOSFETs, for instance, are being intensively investigated. Comparing these MOSFETs with Si ones under a condition of the same operation speed, the cutoff characteristics are expected to be improved because $|V_{TH}|$ can be set higher than the Si ones. Therefore, SNM of SRAMs with the high-mobility MOSFETs is also expected to be improved. In this paper, 6T-SRAM cells composed of MOSFETs having a Si-, Ge-, and $In_{0.53}Ga_{0.47}As$ channel are comparatively studied from a viewpoint of SNM and power consumption using device and circuit simulations.

Current-voltage characteristics for planar MOSFETs with semiconductor-on-insulator а structure were calculated using a device simulator HyENEXSSTM [1]. Device parameters are summarized in Table I. Figure 1 shows calculated relationships between the off-state current, I_{OFF}, and the effective drive current, Ieff [2], at a given operation voltage, V_{DD}. Here, I_{eff} was introduced as an index of the operation speed. The result shows that I_{OFF} for the Ge- and the $In_{0.53}Ga_{0.47}As$ FETs are lower than the corresponding values for the Si FETs at a fixed $I_{\text{eff}}.$ This is because $\left|V_{\text{TH}}\right|$ was set higher for the high-mobility FETs. In the following calculation, parameters for the Ge- and the In_{0.53}Ga_{0.47}As FETs were adjusted so that their Ieff matched to the value for the Si FETs with $I_{OFF} = 100 \text{ nA}/\mu\text{m}$. Voltage transfer characteristics were calculated for Si-, Ge-, and Hybrid (In_{0.53}Ga_{0.47}As nFET/Ge pFET) inverters using a circuit simulator SmartSpice [3] (Fig. 2). The reason for the steep switching of the Ge- and the Hybrid inverters is the lower I_{OFF} of FETs in these inverters than that of FETs in the Si inverter (Fig. 1). Butterfly curves of Si-, Ge-, and Hybrid SRAMs were calculated (Fig. 3). SNM of the Si/Ge/Hybrid SRAMs was calculated to 0.14/0.18/0.19 V. The reason for the large SNM of the Ge- and the Hybrid SRAMs is the steeper switching of the Ge- and the Hybrid inverters than that of the Si inverter.

In order to study influences of $V_{\text{TH}}\xspace$ variation on SNM, V_{TH} of 6 FETs in the SRAM were shifted independently by an amount of ΔV_{TH} . SNM with V_{TH} variation was defined by a minimum SNM of the 2⁶ = 64 cases (Fig. 4). Qualitatively equivalent results were obtained for V_{DD} of 1.0, 0.8, 0.6, and 0.4 V. Even in the case that V_{TH} variation is taken into consideration, SNM of the Ge- and the Hybrid SRAMs is larger than that of the Si SRAM. Extrapolating the relationships between ΔV_{TH} and SNM in Fig. 4, ΔV_{TH} at which SNM = 0 V was calculated, which is considered to be a maximum permissible V_{TH} variation in the SRAM (Fig. 5). Using a reported value of 25 mV as a standard deviation of V_{TH} (σV_{TH}) [4] and assuming that ΔV_{TH} = 3 x σV_{TH} = 75 mV, lowest V_{DD} values of the Si/Ge/Hybrid SRAMs were calculated to be 0.93/0.72/0.63 V. Standby power ($\propto I_{OFF} \times V_{DD}$) of the Ge/Hybrid SRAMs was estimated to be 1.1/0.39% of the Si SRAM due to the lower I_{OFF}.

In conclusion, high mobility channel MOSFETs are effective for SRAMs in SNM improvement, resulting in standby power reduction.

ACKNOWLEDGEMENT

The authors are grateful to Dr. K. Fukuda of National Institute of Advanced Industrial Science and Technology and Dr. C. Tanaka of Toshiba Corporation for their useful comments.

This research is granted by the Japan Society for the Promotion of Science (JSPS) through the "Funding Program for World-Leading Innovative R&D on Science and Technology (FIRST Program)," initiated by the Council for Science and Technology Policy (CSTP).

REFERENCES

- [1] HyENEXSSTM, ver. 5.5, Selete, 2011
- [2] M. H. Na, et al., The Effective Drive Current in CMOS Inverters, IEDM Tech. Dig., 121 (2002)
- [3] http://www.silvaco.com/products/circuit_simulation/ smartspice.html
- [4] Z. Ren, et al., Assessment of Fully-Depleted Planar CMOS for Low Power Complex Circuit Operation, IEDM Tech. Dig., 366 (2011)

Table I. Device parameters.

Gate Length	25 nm
Thickness:	
Channel Layer	10 nm
Buried Insulator	20 nm (SiO ₂)
Gate Insulator	1 nm (SiO ₂)
Gate Sidewall	20 nm (Si ₃ N ₄)
Handle Wafer	100 nm (Si)
Impurity Concentration:	
Channel Region	1 x 10 ¹⁵ cm ⁻³
Handle Wafer	1 x 10 ¹⁸ cm ⁻³
Source and Drain Regions:	
Peak Impurity Concentration	3 x 10 ²⁰ cm ⁻³
Offset Spacer Thickness	0 to 20 nm
(Varied in order to adjust I _{OFF})	
Channels: [110] direction in (001) surface, unstrained.	



Fig. 1. Relationships between I_{OFF} and I_{eff} (= { $I_D(|V_G| = V_{DD}, |V_D| = V_{DD}/2)$ + $I_D(|V_G| = V_{DD}/2, |V_D| = V_{DD})$ }/2) [2] for (a) nFETs and (b) pFETs. Insets show I_D - V_G characteristics; I_{eff} are set equal to that of the Si FETs with $I_{OFF} = 100 \text{ nA/}\mu\text{m}$.



Fig. 2. Voltage transfer characteristics of Si-, Ge-, and Hybrid inverters.



Fig. 3. Butterfly curves of Si-, Ge-, and Hybrid SRAMs.



Fig. 4. Dependences of SNM on amount of V_{TH} variation (ΔV_{TH}) for the Si-, the Ge-, and the Hybrid SRAMs.



Fig. 5. Dependences of amount of V_{TH} variation (ΔV_{TH}) at which SNM = 0 V on V_{DD} for the Si-, the Ge-, and the Hybrid SRAMs.