3D Monte Carlo Simulation of III-V Implant-Free Quantum-Well and FinFET MOSFETs

E. A. Towie¹, C. Riddet¹ and A. Asenov^{1,2}

¹ Device Modelling Group, University of Glasgow, G12 8LT Glasgow, Scotland U.K ² Gold Standard Simulations Ltd., G12 8LT Glasgow, U.K. e-mail: <u>ewan.towie@glasgow.ac.uk</u>

INTRODUCTION

Following the 2011 edition of the International Roadmap for Semiconductors (ITRS), the III-V/Ge CMOS technology has moved from the "Emerging Materials Devices" areas to the "Process, Integration and Devices" and "Front End Process" areas of the ITRS, which strongly implies that this technology could be utilized at and beyond the 10nm technology node [1]. To extract the greatest benefit from III-V materials, various new transistor architectures have been considered including the Implant-Free Quantum-Well (IFQW) structure and the multi-gate FinFET structure [2]-[4]. In this work we compare the performance of these two III-V nMOSFET architectures designed for the 10nm CMOS technology generation employing In_{0.53}Ga_{0.47}As as the channel material with a high- κ Al₂O₃ gate oxide and a metal gate.

DEVICES AND METHODOLOGY

For the purpose of this work the transistors have been designed to have similar structural details. The structure of the n-type IFQW MOSFET is illustrated in Fig. 1 and the n-type FinFET in Fig. 2. The MOSFET dimensions and doping for the transistors are given in Tables 1-2. Both have an Al_2O_3 gate oxide with a Si_3N_4 lateral spacer. The source and drain regions are epitaxial, in-situ doped raised In_{0.53}Ga_{0.47}As, the channel is In_{0.53}Ga_{0.47}As and the substrate is lattice matched In_{0.52}Al_{0.48}As. The IFQW transistor has a channel of thickness t_{chn} = 3.75nm and the FinFET has a fin width of W_{fin} = 10nm, and height H_{fin} = 25nm. The channel width of the IFQW is 15nm, and for the FinFET it is $W_{fin}+2 \times H_{fin}=$ 60nm. Both transistors also include the diffusion of dopants from the

source/drain regions into the channel layer [5], which is referred to as sub-diffusion.

The 3D MC module of GARAND [6] is used in this study and provides accurate physical treatment of the non-equilibrium transport in short channel transistors. The MC simulator uses an analytical ellipsoidal, non-parabolic description of the band structure for the III-V materials. Carrier statistics are evaluated using a fully degenerate Fermi-Dirac model that includes the Pauli-Exclusion Principle. Quantum corrections are implemented using a density-gradient approach, which has been calibrated for these devices against a 1D Poisson-Schrodinger solver. The MC module employs the typical scattering mechanisms in III-V materials and the scattering parameters have been calibrated to match the experimentally measured velocityfield and bulk mobility characteristics (Figs. 3-4).

RESULTS

The I_D-V_G characteristics for the two devices are given in Fig. 5 and shows the relationship of drive current per unit width between device architectures. We can report the SS is vastly improved from 88mV/decade in the IFQW to 68mV/dec in the FinFET, and DIBL improves from 85mV/V to 29mV/V. Fig. 6 presents the electron sheet density (per unit width) and velocity of the device with the FinFET having increased electron density in the channel but lower electron velocity. Due to the low DOS of InGaAs, the larger electron density in the FinFET channel increases the impact of degeneracy and forces the electrons into the heavier effective mass L-valleys (see Fig. 7). To conclude, the FinFET structure offers a large improvement in electrostatic control but at higher gate bias doesn't offer improved drive current.

REFERENCES

- ITRS, International Technology Roadmap for Semiconductors. [Online]. Available: <u>http://www.itrs.net/Links/2011ITRS/</u>
- [2] B. Benbakhti et al., Microelectronic Eng., v. 88, p. 358, 2011.
- [3] E. A. Towie, S. Liao, C. Riddet, A. Asenov, "Performance Investigation of Implant-Free Quantum-Well InGaAs MOSFET Using Comprehensive Monte Carlo Simulation", unpublished.
- [4] M. Radosavljevic et al., IEDM 2011, pp. 33.1.1–33.1.4.
- [5] J. Mitard et al., VLSI-T 2011, p. 134.
- [6] A. Asenov et al., J Comput Electron, v. 8, p. 349, 2009.




Fig. 1. Device structure of the III-V n-type Implant-Free Quantum-Well MOSFET.




Fig. 2. Device structure of the III-V n-type FinFET MOSFET.

Table 1:	IFQW	and	FinFET	structure	dimensions.
----------	------	-----	--------	-----------	-------------

L _G [nm]	EOT [nm]	T _{ox} [nm]	t _{spc} [nm]
15	0.51	1.125	2



 Src/Drn [cm⁻³]
 Chn. [cm⁻³]
 Subs. [cm⁻³]

 9.1×10¹⁹
 1.82×10¹⁷
 3.65×10¹⁸




Fig. 3. Calibrated velocity-field characteristic from Monte Carlo simulation for In_{0.53}Ga_{0.47}As.




Fig. 4. Calibrated bulk mobility from Monte Carlo simulation for $In_{0.53}Ga_{0.47}As$.




Fig. 5. I_D -V_G characteristics of the III-V nMOSFETs for I_{OFF} = 0.1 μ A/ μ m.




Fig. 6. Sheet density and carrier velocity at $V_G = V_D = 1V$.




Fig. 7. Conduction band valley occupation [%] at $V_G=V_D=1V$.